

600V N-ch Multi-Epi Super-Junction MOSFET

General Features

- Proprietary New Super-Junction Technology
- $R_{DS(ON),tvp.}=65 \text{ m}\Omega@V_{GS}=10V$
- Low Gate Charge Minimize Switching Loss
- Fast Recovery Body Diode

Applications

- Adaptor
- Charger
- SMPS Standby Power
- Switching Voltage Regulators


Ordering Information

Part Number	Package	Brand
SPTF60R70FD	TO-247	Z

Lead Free Package and Finish

BV _{DSS}	R _{DS(ON),typ.}	I _D
600V	0.065Ω	47A





Package Not to Scale

Absolute Maximum Ratings

Tc=25°C unless otherwise specified

Symbol Parameter		Value	Unit	
Зупівої	raiailletei	SPTF60R70FD	J Jill	
V _{DSS}	Drain-to-Source Voltage	600	V	
V _{GSS}	Gate source voltage (static)	±30		
	Continuous Drain Current @ T _C = 25°C	47		
l _D	Continuous Drain Current @ T _C = 100°C	30	Α	
I _{DM}	Pulsed Drain Current at V _{GS} =10V	141		
E _{AS}	Single Pulse Avalanche Energy	1536	mJ	
P _D	Power Dissipation	390	W	
T _J & T _{STG}	Operating and Storage Temperature Range	-55 to 150	$^{\circ}$	

Caution: Stresses greater than those listed in the "Absolute Maximum Ratings" may cause permanent damage to the device.

Thermal Characteristics

Symbol	Parameter	Max. Value	Unit	
Syllibol	Farameter	SPTF60R70FD	Offic	
R _{θJC}	Thermal Resistance, Junction-to-Case	0.32	°C/W	
$R_{ heta JA}$	Thermal Resistance, Junction-to-Ambient	50	C/VV	



Electrical Characteristics

OFF Characteristics

T_J =25°C unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
BV _{DSS}	Drain-to-Source Breakdown Voltage	600			V	V _{GS} =0V, I _D =250uA
I _{DSS}	Drain-to-Source Leakage Current			10		V _{DS} =600V, V _{GS} =0V
				100	uA	V _{DS} = 480V, V _{GS} = 0V, T _J =125 °C
I _{GSS}	Gate-to-Source Leakage Current			+100	^	V _{GS} =+30V, V _{DS} =0V
				-100	nA	V _{GS} =-30V, V _{DS} =0V

ON Characteristics

T_J =25°C unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
R _{DS(ON)}	Static Drain-to-Source On-Resistance		65	85	mΩ	V _{GS} =10V, I _D =20A
V _{GS(TH)}	Gate Threshold Voltage	2.5		4.5	٧	$V_{DS}=V_{GS}$, $I_{D}=250uA$

Dynamic Characteristics

Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
C _{iss}	Input Capacitance		3787		pF	V_{GS} =0V, V_{DS} =50V, f =1.0MH $_{Z}$
Coss	Output Capacitance		364			
C _{rss}	Reverse Transfer Capacitance		0.8			
Qg	Total Gate Charge		78.2			
Q _{gs}	Gate-to-Source Charge		30		nC	V_{DD} =480V, I_{D} =47A, V_{GS} =0 to 10V
Q _{gd}	Gate-to-Drain (Miller) Charge		28.3			

Resistive Switching Characteristics

Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
td(ON)	Turn-on Delay Time		53			
trise	Rise Time		53		ns	V_{DD} =400V, I_{D} =26A,
td(OFF)	Turn-Off Delay Time		129			V _{GS} =10V Rg=1.7Ω
t fall	Fall Time		45			





Source-Drain Body Diode Characteristics

 $T_J=25^{\circ}\mathbb{C}$ unless otherwise specified

Symbol	Parameter	Min	Тур.	Max.	Unit	Test Conditions
I _{SD}	Continuous Source Current ^[2]			47	^	Maximum Ratings
I _{SM}	Pulsed Source Current ^[2]			141	Α	Maximum Ratings
V _{SD}	Diode Forward Voltage			1.2	V	I _S =47A, V _{GS} =0V
T _{rr}	Reverse Recovery Time		227		nS	L-47A di/dt -100A/us
Qrr	Reverse Recovery Charge		1.05		uC	I _S =47A , di/dt =100A/us

Note:

^[1] T_J =+25°C to +150°C [2] Pulse width≤380 μ s; duty cycle≤2%.



Typical Characteristics:








Figure 2. Transfer Characteristics 140 120 Drain Current (A) T_J = 25°C 100 80 60 40 T_J = 150°C 20 0 6 5 V_{GS}, Gate-to-Source Voltage (V)











Typical Characteristics:

Figure 7. On-Resistance vs. Temperature




Figure 8. Threshold Voltage vs. Temperature





Figure 9. Transient Thermal Impedance





Test Circuits and Waveforms




Fig. 1.1 Peak Diode Recovery dv/dt Test Circuit




Fig. 1.2 Peak Diode Recovery dv/dt Waveforms



Test Circuits and Waveforms (Cont.)




Fig. 2.1 Switching Test Circuit

Fig. 2.2 Switching Waveforms




Fig. 3 . 1 Gate Charge Test Circuit

Fig. 3.2 Gate Charge Waveform




Fig. 4.1 Unclamped Inductive Switching Test Circuit

Fig. 4.2 Unclamped Inductive Switching Waveforms



Disclaimers:

Perfect Intelligent Power Semiconductor Co., Ltd (PIP) reserves the right to make changes without notice in order to improve reliability, function or design and to discontinue any product or service without notice. Customers should obtain the latest relevant information before orders and should verify that such information is current and complete. All products are sold subject to PIP's terms and conditions supplied at the time of order acknowledgement.

Perfect Intelligent Power Semiconductor Co., Ltd warrants performance of its hardware products to the specifications at the time of sale, Testing, reliability and quality control are used to the extent PIP deems necessary to support this warrantee. Except where agreed upon by contractual agreement, testing of all parameters of each product is not necessarily performed.

Perfect Intelligent Power Semiconductor Co., Ltd does not assume any liability arising from the use of any product or circuit designs described herein. Customers are responsible for their products and applications using PIP's components. To minimize risk, customers must provide adequate design and operating safeguards.

Perfect Intelligent Power Semiconductor Co., Ltd does not warrant or convey any license either expressed or implied under its patent rights, nor the rights of others. Reproduction of information in PIP's data sheets or data books is permissible only if reproduction is without modification or alteration. Reproduction of this information with any alteration is an unfair and deceptive business practice. Perfect Intelligent Power Semiconductor Co., Ltd is not responsible or liable for such altered documentation.

Resale of PIP's products with statements different from or beyond the parameters stated by Perfect Intelligent Power Semiconductor Co., Ltd for that product or service voids all express or implied warrantees for the associated PIP's product or service and is unfair and deceptive business practice. Perfect Intelligent Power Semiconductor Co., Ltd is not responsible or liable for any such statements.

Life Support Policy:

Perfect Intelligent Power Semiconductor Co., Ltd's products are not authorized for use as critical components in life support devices or systems without the expressed written approval of Perfect Intelligent Power Semiconductor Co., Ltd.

As used herein:

- 1. Life support devices or systems are devices or systems which:
 - a. are intended for surgical implant into the human body,
 - b. support or sustain life,
 - c. whose failure to perform when properly used in accordance with instructions
 for used provided in the labeling, can be reasonably expected to result in significant
 injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.