

650V N-ch Super-Junction MOSFET

Lead Free Package and Finish

BV _{DSS}	RDS(ON),typ.	lσ
650V	0.24Ω	14A

General Features

- New technology for high voltage device
- $R_{DS(ON),typ}=0.24 \Omega@V_{GS}=10V$
- Ultra Low Gate Charge cause lower driving requirements


Applications

- Power factor correction (PFC)
- Uninterruptible Power Supply (UPS)
- Switched mode power supplies(SMPS)

Ordering Information

Part Number	Package	Brand						
SPTA65R280	TO-220F	ĭ						





Package Not to Scale

Absolute Maximum Ratings

 $T_C=25^{\circ}C$ unless otherwise specified

Symbol	Parameter	Value	- Unit	
Symbol	Parameter	SPTA65R280		
V _{DSS}	Drain-to-Source Voltage	650	V	
V_{GSS}	Gate-to-Source Voltage	±30	V	
I _D	Continuous Drain Current	14	•	
I _{DM}	Pulsed Drain Current at V _{GS} =10V ^[1]	56	А	
Eas	Single Pulse Avalanche Energy ^[2]	307	mJ	
P_{D}	Power Dissipation	25	W	
dv/dt	Drain Source voltage slope, VDS≤480V	50	V/ns	
dv/dt	Reverse diode dv/dt, VDS≤480 V,ISD <id< td=""><td>15</td><td>V/ns</td></id<>	15	V/ns	
TL	Soldering Temperature Distance of 1.6mm from case for 10 seconds	300	°C	
T _J & T _{STG}	Operating and Storage Temperature Range	-55 to 150	C	

Caution: Stresses greater than those listed in the "Absolute Maximum Ratings" may cause permanent damage to the device.

Thermal Characteristics

The man end determined							
Symbol	Parameter	Max. Value	Unit				
Зупівої	r di diffetei	SPTA65R280	Offic				
R _{θJC}	Thermal Resistance, Junction-to-Case	5.0	°C/W				
R _{θJA}	Thermal Resistance, Junction-to-Ambient	100	C/VV				



Electrical Characteristics

OFF Characteristics

T_J =25°C unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage	650			V	V _{GS} =0V, I _D =250uA
I _{DSS} Drain-to-Source Leakage Current	Dainta On and Landau On and			1	•	V _{DS} =650V, V _{GS} =0V
			100	uA	V _{DS} =650V, V _{GS} =0V, T _J =125°C	
I _{GSS}	Gate-to-Source Leakage Current			+100	nA	V _{GS} =+20V, V _{DS} =0V
				-100	I IIA	V _{GS} =-20V, V _{DS} =0V

ON Characteristics

T_J =25°C unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
R _{DS(ON)}	Static Drain-to-Source On-Resistance ^[3]		0.24	0.28	Ω	V _{GS} =10V, I _D =7.0A
V _{GS(TH)}	Gate Threshold Voltage	2.0		4.0	٧	$V_{DS}=V_{GS}$, $I_{D}=250uA$

Dynamic Characteristics

Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
C _{iss}	Input Capacitance		920		pF	V_{GS} =0V, V_{DS} =100V, f =1.0MH $_{Z}$
C _{rss}	Reverse Transfer Capacitance		1.0			
Coss	Output Capacitance		41			
Qg	Total Gate Charge		26			
Q _{gs}	Gate-to-Source Charge		7.2		nC	V_{DD} =520V, I_{D} =14A, V_{GS} =0 to 10V
Q _{gd}	Gate-to-Drain (Miller) Charge		12			

Resistive Switching Characteristics

Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
td(ON)	Turn-on Delay Time		19		ns	V_{DD} =325V, I_{D} =14A, V_{GS} =10V Rg =24 Ω
trise	Rise Time		44			
td(OFF)	Turn-Off Delay Time		68			
t fall	Fall Time		36			



Source-Drain Body Diode Characteristics

T_J=25℃ unless otherwise specified

Symbol	Parameter	Min	Тур.	Max.	Unit	Test Conditions
I _{SD}	Continuous Source Current			14	A	Maximum Ratings
I _{SM}	Pulsed Source Current			56	А	Maximum Ratings
V _{SD}	Diode Forward Voltage			1.4	V	I _S =14A, V _{GS} =0V
trr	Reverse Recovery Time		266		ns	Ir= 14A, di/dt =100A/µs
Qrr	Reverse Recovery Charge		3.4		uC	ir= 14A, αi/αι - 100A/μS


Note:

^[1] Repetitive Rating: Pulse width limited by maximum junction temperature [2] Tj=25 $^{\circ}$,VDD=100V, RG=25 $^{\Omega}$, L=79mH


^[3] Pulse Test: Pulse width ≤ 300us, Duty Cycle≤ 2%




Typical Characteristics













Test Circuits and Waveforms




Fig. 1.1 Peak Diode Recovery dv/dt Test Circuit




Fig. 1.2 Peak Diode Recovery dv/dt Waveforms



Test Circuits and Waveforms (Cont.)




Fig. 2.1 Switching Test Circuit




Fig. 2.2 Switching Waveforms




Fig. 3 . 1 Gate Charge Test Circuit




Fig. 3.2 Gate Charge Waveform




Fig. 4.1 Unclamped Inductive Switching Test Circuit




Fig. 4.2 Unclamped Inductive Switching Waveforms



Disclaimers:

Perfect Intelligent Power Semiconductor Co., Ltd (PIP) reserves the right to make changes without notice in order to improve reliability, function or design and to discontinue any product or service without notice. Customers should obtain the latest relevant information before orders and should verify that such information is current and complete. All products are sold subject to PIP's terms and conditions supplied at the time of order acknowledgement.

Perfect Intelligent Power Semiconductor Co., Ltd warrants performance of its hardware products to the specifications at the time of sale, Testing, reliability and quality control are used to the extent PIP deems necessary to support this warrantee. Except where agreed upon by contractual agreement, testing of all parameters of each product is not necessarily performed.

Perfect Intelligent Power Semiconductor Co., Ltd does not assume any liability arising from the use of any product or circuit designs described herein. Customers are responsible for their products and applications using PIP's components. To minimize risk, customers must provide adequate design and operating safeguards.

Perfect Intelligent Power Semiconductor Co., Ltd does not warrant or convey any license either expressed or implied under its patent rights, nor the rights of others. Reproduction of information in PIP's data sheets or data books is permissible only if reproduction is without modification or alteration. Reproduction of this information with any alteration is an unfair and deceptive business practice. Perfect Intelligent Power Semiconductor Co., Ltd is not responsible or liable for such altered documentation.

Resale of PIP's products with statements different from or beyond the parameters stated by Perfect Intelligent Power Semiconductor Co., Ltd for that product or service voids all express or implied warrantees for the associated PIP's product or service and is unfair and deceptive business practice. Perfect Intelligent Power Semiconductor Co., Ltd is not responsible or liable for any such statements.

Life Support Policy:

Perfect Intelligent Power Semiconductor Co., Ltd's products are not authorized for use as critical components in life support devices or systems without the expressed written approval of Perfect Intelligent Power Semiconductor Co., Ltd.

As used herein:

- 1. Life support devices or systems are devices or systems which:
 - a. are intended for surgical implant into the human body,
 - b. support or sustain life,
 - c. whose failure to perform when properly used in accordance with instructions for used provided in the labeling, can be reasonably expected to result in significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.