

SPXXHC93 SPXXHC161 SPXXHC163 SPXXHC177 SPXXHC193

Features

- Utilizes SPI's Selective Oxidation, Silicon-Gate CMOS Process.
- Speed, function and pin-out compatible to 74LS series Logic.
- High Noise Immunity.
- Low quiescent power consumption.
- Wide power supply range.
- Operates over V_{CC} range of 2.0 to 6.0 Volts.
- Symmetric current drive.
- All Inputs are fully buffered.
- All devices have Input Protection diodes to V_{CC} and ground.
- All devices have Logic Input voltage levels consistent with CMOS.

All devices contain diodes to protect inputs against damage due to high static voltages or electric fields; however, it is advised that precautions be taken not to exceed the maximum recommended input voltages. All unused inputs must be connected to an appropriate logic voltage level (either V_{CC} or GND).

54/74 Series Binary Counters

Ordering Information

Plastic DIP, Industrial Temp Range	Ceramic DIP, Industrial Temp Range	Ceramic DIP, Military Temp Range
SP74HCXXXN	SP74HCXXXJ	SP54HCXXXJ

Absolute Maximum Ratings

Parameter	Min	Max	Units
V_{CC} DC Supply Voltage	-0.5	+7.0	V
V_I, V_O Input or Output Voltage	-0.5	$V_{CC} + 0.5$	V
I_L DC Current Per Pin Any Input or Output	—	25	mA
I_{CC} DC Current Drain, V_{CC} or GND	—	50	mA
T_S Storage Temperature	-65	+150	°C
P_D Power Dissipation (Note 1)	—	500	mW
T_L Lead Temperature (1/16" from mounting surface for 10 sec)	—	+300	°C


Note 1: Derate at 12mW/°C over +45 to +85°C for Plastic "N" Package.

Recommended Operating Conditions

Parameter	SP74HCXXX		SP54HCXXX		Units
	Min	Max	Min	Max	
V_{CC} DC Supply Voltage Range	2.0	6.0	2.0	6.0	V
V_I, V_O Input Voltage, Output Voltage	0	V_{CC}	0	V_{CC}	V
T_A Operating Temperature Range	-40	+85	-55	+125	°C


SPXXHC93

4-Bit Binary Counter, Divide-by-2/ Synchronous Divide-by-8




SPXXHC161

4-Bit Binary Counter Asynchronous Reset




SPXXHC163

4-Bit Binary Counter Synchronous Reset




SPXXHC177

Presetable Binary Counter



SPXXHC193

4-Bit Binary Up/Down Counter



DC Electrical Characteristics

Symbol	Parameter	Conditions	V _{CC}	Typ T = 25 °C	Guaranteed Limits		Units
					SP74HC -40 to +85 °C	SP54HC -55 to +125 °C	
V _{IH}	Minimum High Level Input Voltage	V _O = 0.1V or V _{CC} - 0.1V I _O ≤ 20 μA	2.0V		1.5	1.5	V
			4.5V		3.15	3.15	
			6.0V		4.2	4.2	
V _{IL}	Maximum Low Level Input Voltage	V _O = 0.1V or V _{CC} - 0.1V I _O ≤ 20 μA	2.0V		0.3	0.3	V
			4.5V		0.9	0.9	
			6.0V		1.2	1.2	
V _{OH}	Minimum High Level Output Voltage	I _{OH} = 20 μA V _I = V _{CC} or GND	2.0V	2.0	1.9	1.9	V
			4.5V	4.5	4.4	4.4	
			6.0V	6.0	5.9	5.9	
		I _{OH} = * V _I = V _{CC} or GND	4.5V		3.7	3.7	V
			6.0V		5.2	5.2	
V _{OL}	Maximum Low Level Output Voltage	I _{OL} = 20 μA V _I = V _{CC} or GND	2.0V	0	0.1	0.1	V
			4.5V	0	0.1	0.1	
			6.0V	0	0.1	0.1	
		I _{OL} = * V _I = V _{CC} or GND	4.5V	0.1	0.3	0.4	V
			6.0V		0.3	0.4	
I _{IN}	Input Leakage Current	V _I = V _{CC} or GND V _{CC} = 2.0 to 6.0V			±1.0	±1.0	μA
I _{CC}	Maximum Quiescent Supply Current	V _I = V _{CC} or GND I _O = 0 μA					μA
		T _A = 25 °C	5.0V	0.1	2.0	2.0	
		T _A = 85 °C	5.0V		20.0	20.0	
		T _A = 125 °C	5.0V			40.0	

* 4ma STD outputs 6ma Bus-Drivers

AC Electrical Characteristics (V_{CC} = 5.0V, t_r = t_f = 6ns, T_A = 25 °C, unless otherwise specified)


Device Type	Symbol	Parameter	Conditions	Typ	Guaranteed Limit	Units
93	t _{PHL} , t _{PLH}	$\overline{C}_{P0}$ to Q ₀	C _L = 15pF	19		ns
			C _L = 50pF	21		
	t _{PHL} , t _{PLH}	$\overline{C}_{P1}$ to Q ₁	C _L = 15pF	21		ns
			C _L = 50pF	23		
	t _{PHL} , t _{PLH}	$\overline{C}_{P0}$ to Q ₃	C _L = 15pF	37		ns
			C _L = 50pF	40		
	t _{PHL}	M _R to Q ₀	C _L = 15pF	25		ns
			C _L = 50pF	27		
	t _{PHL}	M _R to Q ₁	C _L = 15pF	24		ns
			C _L = 50pF	26		
161	t _{PHL}	M _{R1} to Q ₂	C _L = 15pF	24		ns
			C _L = 50pF	26		
	t _{PHL}	M _R to Q ₃	C _L = 15pF	24		ns
			C _L = 50pF	26		
	f _{max}	$\overline{C}_{P0}$ to $\overline{C}_{P1}$		30		MHz
	t _w	Minimum Clock Pulse Width		10		ns
	t _w	Minimum Reset Low Pulse Width		9		ns
	t _{PHL} , t _{PLH}	Clock to Q ₀	C _L = 15pF	17		ns
			C _L = 50pF	20		
	t _{PHL} , t _{PLH}	Clock to Q ₁	C _L = 15pF	18		ns
			C _L = 50pF	21		
	t _{PHL} , t _{PLH}	Clock to Q ₂	C _L = 15pF	19		ns
			C _L = 50pF	22		
	t _{PHL} , t _{PLH}	Clock to Q ₃	C _L = 15pF	21		ns
			C _L = 50pF	24		
	t _{PHL} , t _{PLH}	Clock to T _C	C _L = 15pF	28		ns
			C _L = 50pF	33		
	t _{PHL} , t _{PLH}	Set to T _C	C _L = 15pF	18		ns
			C _L = 50pF	21		
	f _{max}	Max Clock Frequency		40		MHz
	t _w	Minimum Clock Pulse Width		8		ns

CONTINUED ON NEXT PAGE


AC Electrical Characteristics ($V_{CC} = 5.0V$, $t_r = t_f = 6ns$, $T_A = 25^\circ C$, unless otherwise specified) CONTINUED

Device Type	Symbol	Parameter	Conditions	Typ	Guaranteed Limit	Units
163	t_{PHL}, t_{PLH}	Clock to Output $\overline{PE} = \text{High}$	$C_L = 15pF$ $C_L = 50pF$	23 26		ns
	t_{PHL}, t_{PLH}	Clock to Output $\overline{PE} = \text{High}$	$C_L = 15pF$ $C_L = 50pF$	23 26		ns
	t_{PHL}, t_{PLH}	Clock to TC	$C_L = 15pF$ $C_L = 50pF$	35 40		ns
	t_{PHL}, t_{PLH}	CET to TC	$C_L = 15pF$ $C_L = 50pF$	30 35		ns
	f_{max}	Maximum Clock Frequency		40		Mhz
	t_w	Minimum Clock Width		8		ns
177	t_{PHL}, t_{PLH}	C_{P1} to Q_A	$C_L = 15pF$ $C_L = 50pF$	22 25		ns
	t_{PHL}, t_{PLH}	C_{P2} to Q_B	$C_L = 15pF$ $C_L = 50pF$	31 35		ns
	t_{PHL}, t_{PLH}	C_{P2} to Q_C	$C_L = 15pF$ $C_L = 50pF$	26 28		ns
	t_{PHL}, t_{PLH}	C_{P2} to Q_D	$C_L = 15pF$ $C_L = 50pF$	28 30		ns
	t_{PHL}, t_{PLH}	D_A to Q_A	$C_L = 15pF$ $C_L = 50pF$	22 24		ns
	t_{PHL}, t_{PLH}	D_B to Q_B	$C_L = 15pF$ $C_L = 50pF$	27 31		ns
	t_{PHL}, t_{PLH}	D_C to Q_C	$C_L = 15pF$ $C_L = 50pF$	24 26		ns
	t_{PHL}, t_{PLH}	D_D to Q_D	$C_L = 15pF$ $C_L = 50pF$	25 27		ns
	t_{PHL}, t_{PLH}	CLR to Q_A	$C_L = 15pF$ $C_L = 50pF$	25 27		ns
	t_{PHL}, t_{PLH}	CLR to Q_B	$C_L = 15pF$ $C_L = 50pF$	29 31		ns
	t_{PHL}, t_{PLH}	CLR to Q_C	$C_L = 15pF$ $C_L = 50pF$	27 29		ns
	t_{PHL}, t_{PLH}	CLR to Q_D	$C_L = 15pF$ $C_L = 50pF$	28 30		ns
	f_{max}			45		MHz
	t_w			10		ns
	t_{PHL}, t_{PLH}	C_{PU} to $\overline{TCU}$	$C_L = 15pF$ $C_L = 50pF$	25 28		ns
	t_{PHL}, t_{PLH}	C_{PD} to $\overline{TCD}$	$C_L = 15pF$ $C_L = 50pF$	25 28		ns
193	t_{PHL}, t_{PLH}	C_{PU} or C_{PD} to Q_n	$C_L = 15pF$ $C_L = 50pF$	28 31		ns
	t_{PHL}, t_{PLH}	$\overline{P_L}$ to Q_n	$C_L = 15pF$ $C_L = 50pF$	16 19		ns
	t_{PHL}	M_R to Output	$C_L = 15pF$ $C_L = 50pF$	13 16		ns
	f_{max}	Maximum Clock Frequency		40		MHz
	t_w	Minimum Clock Pulse Width		10		ns

AC Waveforms



Propagation Time Test Circuit



Mode Select—Function Tables

HC161

Operating Mode	Inputs						Outputs	
	MR	CP	CEP	CET	PE	D _n	Q _n	TC
Reset (Clear)	L	X	X	X	X	X	L	L
Parallel Load	H	↑	X	X	L	L	L	L
	H	↑	X	X	L	h	H	(b)
Count	H	↑	h	h	h(d)	X	count	(b)
Hold (do nothing)	H	X	l(c)	X	h(d)	X	q _n	(b)
	H	X	X	l(c)	h(d)	X	q _n	L

HC163

Operating Mode	Inputs						Outputs	
	SR	CP	CEP	CET	PE	D _n	Q _n	TC
Reset (Clear)	L	↑	X	X	X	X	L	L
Parallel Load	h(d)	↑	X	X	L	L	L	L
	h(d)	↑	X	X	L	h	H	(b)
Count	h(d)	↑	h	h	h(d)	X	count	(b)
Hold (do nothing)	h(d)	X	l(c)	X	h(d)	X	q _n	(b)
	h(d)	X	X	l(c)	h(d)	X	q _n	L

HC193

Operating Mode	Inputs								Outputs					
	MR	PL	CP _U	CP _D	D ₀	D ₁	D ₂	D ₃	Q ₀	Q ₁	Q ₂	Q ₃	TC _U	TC _D
Reset (clear)	H	X	X	L	X	X	X	X	L	L	L	L	H	L
	H	X	X	H	X	X	X	X	L	L	L	L	H	H
Parallel Load	L	L	X	L	L	L	L	L	L	L	L	L	H	L
	L	L	X	H	L	L	L	L	L	L	L	L	H	H
	L	L	L	X	H	H	H	H	H	H	H	H	L	H
	L	L	H	X	H	H	H	H	H	H	H	H	H	H
Count up	L	H	↑	H	X	X	X	X	Count up			H ^(b)		H
Count down	L	H	H	↑	X	X	X	X	Count down			H		H ^(c)

HC93

Reset Inputs		Outputs			
MR ₁	MR ₂	Q ₀	Q ₁	Q ₂	Q ₃
H	H	L	L	L	L
L	H	Count			
H	L	Count			
H	L	Count			

HC177

Inputs			Response
MR	PL	CP	
L	X	X	Q _n forced LOW
H	L	X	P _n → Q _n
H	H	L	Count Up

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

Truth Table

Count	Output			
	Q ₀	Q ₁	Q ₂	Q ₃
0	L	L	L	L
1	H	L	L	L
2	L	H	L	L
3	H	H	L	L
4	L	L	H	L
5	H	L	H	L
6	L	H	H	L
7	H	H	H	L
8	L	L	L	H
9	H	L	L	H
10	L	H	L	H
11	H	H	L	H
12	L	L	H	H
13	H	L	H	H
14	L	H	H	H
15	H	H	H	H

H = HIGH voltage level steady state.

L = LOW voltage level steady state.

h = HIGH voltage level one setup time prior to the LOW-to-HIGH clock transition.

l = LOW voltage level one setup time prior to the LOW-to-HIGH clock transition

X = Don't care

q = Lower case letters indicate the state of the referenced output prior to the LOW-to-HIGH clock transition.

↑ = LOW-to-HIGH clock transition.