

Features

- Built-in700- 850V BJT
- Quasi-Resonant Primary Side Regulation (QR-PSR)
 Control withHigh Efficiency
- Standby power<70mw
- Low start-up current<1uA
- High efficiency(Meet Energy Star 6.0)
- Multi-Mode PSR Control
- Fast Dynamic Response
- Built-in Dynamic Base Drive
- Audio Noise Free Operation
- ±5% CC and CV Regulation
- Programmable Cable Drop Compensation (CDC) in CV Mode
- Built-in AC Line & Load CC Compensation
- Build in Protections:
 - ➤ Short Load Protection (SLP)
 - Cycle-by-Cycle Current Limiting (OCP)
 - ➤ Leading Edge Blanking (LEB)
 - On-Chip Thermal Shutdown (OTP)
 - ➤ VDD OVP & UVP & Clamp

General Description

The SP6538X is a high performance AC/DC power supply controller for battery charger and adapter applications. The SP6538X uses Pulse Frequency Modulation (PFM) method to build discontinuous conduction mode (DCM) fly-back power supplies.


The SP6538X provides accurate constant voltage, constant current (CV/CC) regulation without requiring an opto-coupler and the secondary control circuitryTheSP6538X can achieve excellent regulation and high average efficiency, meet Energy star level 6.0.

The SP6538X has a proprietary cable voltage dropcompensation function. Internal random frequency modulation to reduce system EMI.

The SP6538X integrates functions and protections of Under Voltage Lockout (UVLO), VDD over Voltage Protection (VDD OVP), Cycle-by-cycle Current Limiting (OCP), Short Load Protection (SLP), On-Chip Thermal Shutdown, VDD Clamping, etc

The SP6538X is available in SOP-7 package.

Typical Application





Pin Assignment Marking





SOP-7

Recommended Operation Conditions

Dout Namehou	Packing	230 VAC $\pm 15\%(2)$	85-265Vac	
Part Number		Adapter ⁽²⁾	Adapter	
SP6538A		4W	3W	
SP6538B	SOP-7	6.5W	5W	
SP6538C		12W	10W	

Note 1. The Max. output power is limited by junction temperature

Note 2. Typical continuous power in a non-ventilated enclosed adapter with sufficient drain pattern as a heat sink at 50 °C ambient.

Pin Description

Pin	Pin Name	Description
FB	1	Feedback input
NC	2	Not Connect
VDD	3	IC Supply Voltage input
CS	4)	Current sense input
С	5/6	Collector of internal BJT
GND	7	IC Ground


SP6538X_REV1.0_2016/08 www.spmicro.com.cn 2



Ordering Information

Part Number	Description	Marking
SP6538A	SOP-7, RoHS, Tape, 4000Pcs/Roll	SP6538A
SP6538B	SOP-7, RoHS, Tape, 4000Pcs/Roll	SP6538B
SP6538C	SOP-7, RoHS, Tape, 4000Pcs/Roll	SP6538C

Functional Block Diagram



SP6538X_REV1.0_2016/08 www.spmicro.com.cn 3



Absolute Maximum Ratings

Parameter	Symbol	Parameter Range	Unit
C pin Voltage(C) (SP6538A)		-0.3~700	V
C pin Voltage(C)(SP6538B)	$V_{\rm C}$	-0.3~850	V
C pin Voltage(C)(SP6538C)		-0.3~800	V
Supply Voltage (VCC)	$V_{ m VCC}$	25	V
FB pin Voltage (FB)	$ m V_{FB}$	-0.7~7	V
CS pin voltage (CS)	V_{CS}, V_{E}	-0.3~7	V
OUT pin output current	$I_{ m OUT}$	Internal limited	A
Maximum Power Dissipation (Ta=25°C)	\mathbf{P}_{tot}	0.45@ SOP-7	W
Thermal Resistance Junction-ambient	Rthj-a	145@ SOP-7) °C/W
Operating Junction Temperature	T_{J}	-40~150	$^{\circ}$
Storage Temperature Range	T_{STG}	-55~150	$^{\circ}$
V _{ESD HBM}	Human Body Model	2,000	V
V _{ESD_MM}	Machine Model	200	V

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Recommended Operation Conditions

Parameter	Value	Unit
Supply Voltage, VCC	7 to 21	V
Operating Ambient Temperature	-40 to 85	оС
Maximum Switching Frequency @ Full Loading	70	kHz
Minimum Switching Frequency @ Full Loading	35	kHz

Note2. The device is not guaranteed to function outside its operating conditions.

Electronic Characteristics

 $T_C = 25^{\circ}C$, $V_{CC} = 20V$, unless otherwise specified

Symbol	Parameter Test Conditions Min			Тур	Max	Unit
Supply Volta	Supply Voltage Section(V _{CC} Pin)					
IVCC_st	Start-up current into VCC pin			3	20	uA
IVCC_Op	Operation Current			0.8	1.5	mA
IVCC_standby	Standby Current			0.5	1	mA
VCC_ON	VCC Under Voltage Lockout Exit		10.5	12	13.5	V
VCC_OFF	VCC Under Voltage Lockout Enter		5.5	6.5	7	V
VCC_OVP	VCC OVP Threshold		22	24	26	V
VCC_Clamp	VCC Zener Clamp Voltage I(VCC) = 7 m		23.5	25.5	27.5	V
Control Function Section (FB Pin)						
V_{FBREF}	Internal Error Amplifier (EA) Reference Input		1.97	2.0	2.03	V



SP6538X

V_{FB_SLP}	Short Load Protection (SLP) Threshold			0.65		V
T_{FB_Short}	Short Load Protection (SLP) Debounce Time			36		ms
$V_{\mathrm{FB_DEM}}$	DemagnetizationComparator Threshold			25		mV
$T_{ m off_min}$	Minimum OFF time			2		us
T _{on_max}	Maximum ON time			20	. (us
$T_{ m off_max}$	Maximum OFF time			5	X	ms
I _{Cable_max}	Maximum Cable Drop Compensation(CDC) Current			60		uA
T_{SW}/T_{DEM}	Ratio between Switching Period and Demagnetization Time in CC Mode		•	7/4		
Current Sen	ase Input Section (CS Pin)			Y		
$T_{ m LEB}$	CS Input Leading Edge Blanking Time	~ ^		500		ns
$V_{cs(max)}$	Current limiting threshold		490	500	510	mV
T_{D_OC}	Over Current Detection and Control Delay	S		100		ns
Power BJT	Section (C Pin)					
	~ 0	SP6538A	700	-		V
BV_{CBO}	Collector-BaseBreakdown Voltage	SP6538B	850	-		V
	1	SP6538B	800	-		V
		Ic=0.3A(SP6538A)			0.8	V
$V_{\text{CE(sat)}}$	Collector-Emitter Saturation Voltage	Ic=1.5A(SP6538B)			0.85	V
		Ic=2.0A(SP6538C)			1.0	V
		SP6538A		0.5		A
Iç	Maximum Collector Current	SP6538B		2.0		A
5		SP6538C		3.0		A
On-Chip Th	ermal Shutdown			•		
$T_{\rm Z}$	Intelligent Thermal Control Threshold	Output Power Shut Down		155		С
T_{OTP}	OTP Threshold	Restart		140		С
1		1		1	l .	l .



Applications Information

Functional Description

The SP6538 \overline{X} is a high performance, multi mode, highly integrated Quasi Resonant Primary Side Regulation (QR-PSR) power switch. The built-in high precision CV/CC control with high level protection features makes it suitable for offline small power converter applications.

System Start-Up Operation

Before the IC starts to work, it consumes only startup current (typically 3uA) which allows a large value startup resistor to be used to minimize the power loss and the current flowing through the startup resistor charges the VDD hold-up capacitor from the high voltage DC bus. When VDD reaches UVLO turn-on voltage of 12V (typical), SP6538X begins switching and the IC operation current is increased to be 0.8mA (typical). The hold-up capacitor continues to supply VDD before the auxiliary winding of the transformer takes the control of VDD voltage.

Once SP6538X enters very low frequency FM (Frequency Modulation) mode, the operating current is reduced to be 500uA typically, which helps to reduce the standby power loss.

System Start-Up Operation

Before the IC starts to work, it consumes only startup current (typically 3uA) which allows a large value startup resistor to be used to minimize the power loss and the current flowing through the startup resistor charges the VDD hold-up capacitor from the high voltage DC bus. When VDD reaches UVLO turn-on voltage of 12V (typical), SP6538X begins switching and the IC operation current is increased to be 0.8mA (typical). The hold-up capacitor continues to supply VDD before the auxiliary winding of the transformer takes the control of VDD voltage.

Once SP6538X enters very low frequency FM (Frequency Modulation) mode, the operating current is reduced to be 500uA typically, which helps to reduce the standby power loss.


Quasi Resonant PSR CV Modulation (QR-CVM)

In Primary Side Regulation (PSR) control, the output voltage is sensed on the auxiliary winding during the transfer of transformer energy to the secondary. Following Fig, illustrates the timing waveform of CV sampling signal, demagnetization signal (DEM) and quasi-resonant (QR) trigger signal in SP6538X. When the CV sampling process is over, the internal sample/hold (S&H) circuit captures the error signal and amplifies it through the internal Error Amplifier (EA). The output of EA is sent to the Quasi Resonant PSR CV Modulator (QR-CVM) for CV regulation. A valley is selected to trigger new PWM cycle by the output of the QR-CVM bock, which is determined by the load. The internal reference voltage for EA is trimmed to 2V with high accuracy.

During the CV sampling process, an internal variable current source is flowing to FB pin for Cable Drop Compensation (CDC). Thus, there is a step at FB pin in the

transformer demagnetization process, where Vo and VF is the output voltage and diode forward voltage; R1 and R2 is the resistor divider connected from the auxiliary winding to FB Pin, Ns and Na are secondary winding and auxiliary winding respectively.

When heavy load condition, the Mode Selector (as shown in "Block Diagram") based on EA output will switch to CC Mode automatically.



PSR Constant Current Modulation (PSR-CCM)

Timing information at the FB pin and current information at the CS pin allow accurate regulation of the secondary average current. The control law dictates that as power is increased in CV regulation and approaching CC regulation the primary peak current is at Ipp(max), as shown in Fig. on the right.

Referring Fig. on the right, the primary peak current, transformer turns ratio, secondary demagnetization time (Tdem), and switching period (Tsw) determines the secondary average output current Iout. Ignoring leakage inductance effects, the equation for average output current is shown. When the average output current Iout reaches the regulation reference in the

Primary Side Constant Current Modulator (PSR-CCM) block, the SP6538X operates in pulse frequency modulation (PFM) mode to control the output current at any output voltage at or below the voltage regulation target as long as the auxiliary winding can keep VDD above the UVLO turn-off threshold.

SP6538X, the ratio between Tdem and Tsw in CC mode is 4/7. Therefore, the average output current can be expressed as:


$$I_{CC_{OUT}}(mA) \cong \frac{2}{7} \times N \times \frac{500mV}{Rcs(\Omega)}$$

Where,

N----The turn ratio of primary side winding to secondary side winding.

Rcs--- the sensing resistor connected between the power BJT emitter to GND.






Multi Mode Control in CV Mode

To meet the tight requirement of averaged system efficiency and no load power consumption, a hybrid of frequency modulation (FM) and amplitude modulation (AM) is adopted in SP6538X which is shown in the below Fig.

Around the full load, the system operates in FM mode. When normal to light load conditions, the IC operates in FM+AM mode to achieve excellent regulation and high efficiency. When the system is near zero loading, the IC operates in FM again for standby power reduction. In this way, the no-load consumption can be less than 70mW.



Programmable Cable Drop Compensation (CDC) in CV Mode


In smart phone charger application, the battery is always connected to the adapter with a cable

wire which can cause several percentages of voltage drop on the actual battery voltage. In SP6538X, an offset voltage is generated at FB pin by an internal current source (modulated by CDC block, as shown in the right) flowing into the resistor divider. The current is proportional to the switching period, thus, it is inversely proportional to the output power Pout. Therefore, the drop due the cable loss can be compensated. As the load decreases from full loading to zero loading, the offset voltage at FB pin will increase. By adjusting the resistance of R1 and R2 (as shown in Fig. on the right), the cable loss compensation can be programmed. The percentage of maximum compensation is given by

$$\frac{\Delta V(cable)}{Vout} \approx \frac{Icable_max \times (R1//R2)}{V_{FB_REF}} \times 100\%$$

For example, R1=3K Ω , R2=18K Ω , The percentage of maximum compensation is given by:

$$\frac{\Delta V(\text{cable})}{Vout} = \frac{60uA \times (3K//18K)}{2V} \times 100\% = 7.7\%$$



Fast Dynamic Response

In SP6538X, the dynamic response performance is optimized to meet USB charge requirements.

On Chip Thermal Shutdown (OTP)

When the SP6538X temperature is over 155 °C, the IC shuts down. Only when the IC temperature drops to 140 °C, IC will restart.

Audio Noise Free Operation


As mentioned above, the multi-mode CV control with a hybrid of FM and AM provides frequency modulation. An internal current source flowing to CS pin realizes CS peak voltage modulation. In SP6538X, the optimized combination of frequency modulation and CS peak voltage modulation algorithm can provide audio noise

Dynamic BJT Base Drive

SP6538X integrates a dynamic base drive control to optimize efficiency. The BJT base drive current ranges from 12mA to 35mA (typical), and is dynamically controlled according to the power supply load change. The higher the output power, the higher the based current. Specifically, the base current is related to CS peak voltage, as shown in Fig on the right.

8





SP6538X_REV1.0_2016/08

PMICEO FILECTION

VDD Over Voltage Protection (OVP) and Zener Clamp

When VDD voltage is higher than 24V (typical), the IC will stop switching. This will cause VDD fall down to be lower than VDD_OFF (typical 6.5V) and then the system will restart up again. An internal 25.5V (typical) zener clamp is integrated to prevent the IC from damage.

FrequencyShuffling function


The SP6538X has built-in frequency shuffling functionto

www.spmicro.com.cn



MECHANICAL DATA





SYMBOL	unit:	mm	Unit:inch	
STWIBOL	Min	Max	Min	Max
Α	1.350	1.750	0.053	0.069
A1	0.100	0.250	0.004	0.010
A2 ^	1.350	1.550	0.053	0.061
b	0.330	0.510	0.013	0.020
C	0.170	0.250	0.006	0.010
D	4.700	5.100	0.185	0.200
E	3.800	4.000	0.150	0.157
E1	5.800	6.200	0.228	0.244
е	1.270		0.0	50
L	0.400	1.270	0.016	0.050
θ	00	80	00	80

SP6538X_REV1.0_2016/08 www.spmicro.com.cn 9

修订记录

日期	版本	描述
2016/08/10	1.0	首次发行
		^
		2.0

Tage Carried Confinition of the Carried Confinit

联系方式:

深圳

(市场与技术支持)

地址:深圳西部硅谷B栋B区501【宝安大道5010号】

电话:(86)755-8259-1165 传真:(86)755-8259-1765 邮箱: sales@spmicro.com.cn