



Enhanced Quad RS-485/RS-422 Line Drivers

- RS-485 or RS-422 Applications
- Quad Differential Line Drivers
- Driver Output Disable
- –7V to +12V Common Mode Output Range
- 100µA Supply Current
- Single +5V Supply Operation
- Superior Drop-in Replacement for SN75172, SN75174, LTC486, and LTC487
- Improved ESD Specifications:
 <u>+</u>15kV Human Body Model
 <u>+</u>15kV IEC1000-4-2 Air Discharge
 <u>+</u>8kV IEC1000-4-2 Contact Discharge



DESCRIPTION...

The **SP486E** and **SP487E** are low-power quad differential line drivers that meet the specifications of RS-485 and RS-422 serial protocols with enhanced ESD performance. The ESD tolerance has been improved on these devices to over ± 15 kV for both Human Body Model and IEC1000-4-2 Air Discharge Method. These devices are superior drop-in replacements to **Sipex's SP486** and **SP487** devices as well as popular industry standards. As with the original versions, the **SP486E** features a common driver enable control and the **SP487E** provides independent driver enable controls for each pair of drivers. Both feature wide common-mode input ranges. Both are available in 16-pin plastic DIP and SOIC packages.



ABSOLUTE MAXIMUM RATINGS

These are stress ratings only and functional operation of the device at these or any other above those indicated in the operation sections of the specifications below is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

V _{cc} +7V
Input Voltages
Logic –0.5V to (V _{cc} +0.5V)
Drivers–0.5V to (V _{CC} +0.5V)
Driver Output Voltage ±14V
Input Currents
Logic <u>+</u> 25mA
Driver <u>+</u> 25mA
Storage Temperature –65°C to +150°C
Power Dissipation
Plastic DIP 375mW
(derate 7mW/°C above +70°C)
Small Outline 375mW
(derate 7mW/°C above +70°C)
Lead Temperature (soldering, 10 sec) 300°C

SPECIFICATIONS

 $V_{_{CC}}$ = 5V±5%; typicals at 25°C; $T_{_{MIN}} \leq T_{_A} \leq T_{_{MAX}}$ unless otherwise noted.

PARAMETER	MIN.	TYP.	MAX.	UNIT	CONDITIONS
DC CHARACTERISTICS					
Digital Inputs					DI, EN, \overline{EN} , EN_1/EN_2 , EN_3/EN_4
Voltage					
VIL			0.8	Volts	
	2.0			Volts	
Input Current			<u>+</u> 2	μΑ	$V_{IN} = 0V$ to V_{CC}
DRIVER OUTPUTS					
Differential Voltage			V _{cc}	Volts	$I_{o} = 0$; unloaded
	2			Volts	$\vec{R}_{L} = 50\Omega(RS-422)$
Change in Output Magnitude	1.5	2	V _{cc} 0.2	Volts	$R_{L} = 27\Omega (RS-485); Fig. 1$
Change in Output Magnitude for Complementary Output Stat			0.2	Volts	$R_{L} = 27\Omega \text{ or } 50\Omega \text{ ; } Fig. 1$
Common Mode Output Voltag		2.3	3	Volts	$R_1 = 27\Omega$ or 50Ω ; Fig. 1
Change in Common Mode O			0.2	Volts	$R_1 = 27\Omega \text{ or } 50\Omega; Fig. 1$
for Complementary Output Stat			0.2	Volto	$R_1 = 50\Omega (RS-422)$
	l				$R_{1} = 27\Omega (RS-485)$
Maximum Data Rate	10			Mbps	
Short-circuit Current				·	
V _{он}			<u>+</u> 250	mA	–7V ≤V _o ≤ +12V
V _{ol}			<u>+</u> 250	mA	–7V ≤V _o ≤ +12V
High Impedance Output Current		<u>+</u> 2	<u>+</u> 200	μΑ	$V_0 = -7V$ to +12V
POWER REQUIREMENTS					
Supply Voltage	4.75	5.00	5.25	Volts	
Supply Current		0.5	10	mA	No load, output enabled
		0.5	10	μΑ	No load, output disabled
ENVIRONMENTAL AND ME	CHANICA	AL .			
Operating Temperature					
- <u>C</u>	0		+70	°C	
-E	-40		+85	⊃° ⊃°	
Storage Temperature	-65		+150	Ů	
Package	16	∣ pin Plastio	סוח		
		6–pin SO			
_'					

SP486E/487EDS/06



SP486E PINOUT

Pin 1 — DI_1 — Driver 1 Input — If Driver 1 output is enabled, logic 0 on DI_1 forces driver output DO_1A low and DO_1B high. A logic 1 on DI_1 with Driver 1 output enabled forces driver DO_1A high and DO_1B low.

Pin 2 — DO_1A — Driver 1 output A.

Pin 3 — DO₁B — Driver 1 output B.

Pin 4 — EN — Driver Output Enable. Please refer to **SP486E** *Truth Table (1)*.

Pin 5 — DO2B — Driver 2 output B.

Pin 6 — DO_2A — Driver 2 output A.

Pin 7 — DI_2 — Driver 2 Input — If Driver 2 output is enabled, logic 0 on DI_2 forces driver output DO_2A low and DO_2B high. A logic 1 on DI_2 with Driver 2 output enabled forces driver DO_2A high and DO_2B low.





SP486E/487EDS/06

SP486E/487E Enhanced Quad RS-485/RS-422 Line Drivers



Figure 3. Driver Timing Test Load

Pin 8 — GND — Digital Ground.

Pin 9 — DI₃ — Driver 3 Input — If Driver 3 output is enabled, logic 0 on DI₃ forces driver output DO₃A low and DO₃B high. A logic 1 on DI₃ with Driver 3 output enabled forces driver DO₃A high and DO₃B low.

Pin $10 - DO_3A$ - Driver 3 output A.

Pin $11 - DO_3B$ - Driver 3 output B.

Pin 12 — $\overline{\text{EN}}$ — Driver Output Disable. Please refer to **SP486E** *Truth Table* (1).

Pin 13 — DO_AB — Driver 4 output B.

Pin 14 — DO_4A — Driver 4 output A.

Pin 15 — DI_4 — Driver 4 Input — If Driver 4 output is enabled, logic 0 on DI_4 forces driver output DO_4A low and DO_4B high. A logic 1 on DI_4 with Driver 3 output enabled forces driver DO_4A high and DO_4B low.

Pin 16 — Supply Voltage V_{cc} — 4.75V $\leq V_{cc} \leq$ 5.25V.







SP487E PINOUT

Pin 1 — DI_1 — Driver 1 Input — If Driver 1 output is enabled, logic 0 on DI_1 forces driver output DO_1A low and DO_1B high. A logic 1 on DI_1 with Driver 1 output enabled forces driver DO_1A high and DO_1B low.

Pin 2 — DO_1A — Driver 1 output A.

Pin 3 — DO₁B — Driver 1 output B.

Pin 4 — EN_1/EN_2 — Driver 1 and 2 Output Enable. Please refer to **SP487E** *Truth Table* (2).

Pin 5 — DO_2B — Driver 2 output B.

Pin 6 — $DO_{2}A$ — Driver 2 output A.

Pin 7 — DI_2 — Driver 2 Input — If Driver 2 output is enabled, logic 0 on DI_2 forces driver output DO_2A low and DO_2B high. A logic 1 on DI_2 with Driver 2 output enabled forces driver DO_2A high and DO_2B low.

Pin 8 — GND — Digital Ground.

Pin 9 — DI₃ — Driver 3 Input — If Driver 3 output is enabled, logic 0 on DI₃ forces driver output DO₃A low and DO₃B high. A logic 1 on DI₃ with Driver 3 output enabled forces driver DO₃A high and DO₃B low.

Pin $10 - DO_3A$ - Driver 3 output A.

INPUT	ENA	BLES	OUTPUTS		
DI	EN	EN	OUTA	OUTB	
Н	н	Х	Н	L	
L	н	Х	L	Н	
н	Х	L	н	L	
L	X	L	L	Н	
Х	L	н	Hi–Z	Hi–Z	

Table 1. SP486E Truth Table

Pin 11 — DO_3B — Driver 3 output B.

Pin 12 — EN_3/EN_4 — Driver 3 and 4 Output Enable. Please refer to **SP487E** *Truth Table* (2).

Pin 13 — DO_AB — Driver 4 output B.

Pin 14 — DO_4A — Driver 4 output A.

Pin 15 — DI_4 — Driver 4 Input — If Driver 4 output is enabled, logic 0 on DI_4 forces driver output DO_4A low and DO_4B high. A logic 1 on DI_4 with Driver 3 output enabled forces driver DO_4A high and DO_4B low.

Pin 16 — Supply Voltage V_{cc} — 4.75V $\leq V_{cc} \leq$ 5.25V.

FEATURES...

The **SP486E** and **SP487E** are low–power quad differential line drivers meeting RS-485 and RS-422 standards. The **SP486E** features active high and active low common driver enable controls; the **SP487E** provides independent, active high driver enable controls for each pair of drivers. The driver outputs are short–circuit limited to 200mA. Data rates up to 10Mbps are supported. Both are available in 16–pin plastic DIP and SOIC packages.

INPUT	ENABLES	OUTPUTS		
DI	EN1/EN2 or EN3/EN4	OUTA	OUTB	
н	Н	Н	L	
L	Н	L	Н	
Х	L	Hi–Z	Hi–Z	

Table 2. SP487E Truth Table



Figure 4. Driver Propagation Delays

AC PARAMETERS

PARAMETER	MIN.	TYP.	MAX.	UNIT	CONDITIONS
PROPAGATION DELAY					
Driver Input to Output					$R_{DIFF} = 54 \text{ Ohms}, C_{L1} = C_{L2} =$
Laurta Lligh (t.)		40			100pF; <i>Figure 2</i>
Low to High (t _{PLH})	20	40	60	ns	
High to Low (t _{PHL})	20	40	60	ns	
Differential Skew (t _{skew}) Driver Rise Time (t _R)		5	15	ns	t _{skew} = t _{plH} - t _{pHL} 10% to 90%
SP486E		20		ns	
SP487E		20		ns	
Driver Fall Time (t _F)					90% to 10%
SP486E		20		ns	
SP487E		20		ns	
DRIVER ENABLE					
To Output High		60	110	ns	$C_{L} = 100 pF;$ Figures 3 and 5
					(S ₂ closed)
To Output Low		60	115	ns	C_{L}^{2} = 100pF; <i>Figures 3 and 5</i> (S, closed)
DRIVER DISABLE					
From Output Low		60	130	ns	C ₁ = 15pF; <i>Figures 3 and 5</i>
			130	115	$ (S_1 \text{ closed}) $
From Output High		60	130	ns	$C_1 = 15 \text{pF};$ Figures 3 and 5
					$(S_2 \text{ closed})$



Figure 5. Driver Enable/Disable Timing



Figure 6. ESD Test Circuit for Human Body Model



Figure 7. ESD Test Circuit for IEC1000-4-2

ESD TOLERANCE

The **SP486E** and **SP487E** devices incorporate ruggedized ESD cells on all driver output and receiver input pins. The ESD structure is improved over our previous family for more rugged applications and environments sensitive to electro-static discharges and associated transients. The improved ESD tolerance is at least ± 15 kV without damage nor latch-up.

There are different methods of ESD testing applied:

a) MIL-STD-883, Method 3015.7 b) IEC1000-4-2 Air-Discharge c) IEC1000-4-2 Direct Contact

The Human Body Model has been the generally accepted ESD testing method for semiconductors. This method is also specified in MIL-STD-883, Method 3015.7 for ESD testing. The premise of this ESD test is to simulate the human body's potential to store electro-static energy and discharge it to an integrated circuit. The simulation is performed by using a test model as shown in *Figure 6*. This method will test the IC's capability to withstand an ESD transient during normal handling such as in manufacturing areas where the ICs tend to be handled frequently.

The IEC-1000-4-2, formerly IEC801-2, is generally used for testing ESD on equipment and systems. For system manufacturers, they must guarantee a certain amount of ESD protection since the system itself is exposed to the outside environment and human presence. The premise with IEC1000-4-2 is that the system is required to withstand an amount of static electricity when ESD is applied to points and surfaces of the equipment that are accessible to personnel during normal usage. The transceiver IC receives most of the ESD current when the ESD source is applied to the connector pins. The test circuit for IEC1000-4-2 is shown on Figure 7. There are two methods within IEC1000-4-2, the Air Discharge method and the Contact Discharge method.



Figure 8. ESD Test Waveform for IEC1000-4-2

With the Air Discharge Method, an ESD voltage is applied to the equipment under test (EUT) through air. This simulates an electrically charged person ready to connect a cable onto the rear of the system only to find an unpleasant zap just before the person touches the back panel. The high energy potential on the person discharges through an arcing path to the rear panel of the system before he or she even touches the system. This energy, whether discharged directly or through air, is predominantly a function of the discharge current rather than the discharge voltage. Variables with an air discharge such as approach speed of the object carrying the ESD potential to the system and humidity will tend to change the discharge current. For example, the rise time of the discharge current varies with the approach speed.

The Contact Discharge Method applies the ESD current directly to the EUT. This method was devised to reduce the unpredictability of the ESD arc. The discharge current rise time is constant since the energy is directly transferred without the air-gap arc. In situations such as hand held systems, the ESD charge can be directly discharged to the equipment from a person already holding the equipment. The current is transferred on to the keypad or the serial port of the equipment directly and then travels through the PCB and finally to the IC. The circuit model in *Figures 6 and 7* represent the typical ESD testing circuit used for all three methods. The C_S is initially charged with the DC power supply when the first switch (SW1) is on. Now that the capacitor is charged, the second switch (SW2) is on while SW1 switches off. The voltage stored in the capacitor is then applied through R_S, the current limiting resistor, onto the device under test (DUT). In ESD tests, the SW2 switch is pulsed so that the device under test receives a duration of voltage.

For the Human Body Model, the current limiting resistor (R_s) and the source capacitor (C_s) are 1.5kW an 100pF, respectively. For IEC-1000-4-2, the current limiting resistor (R_s) and the source capacitor (C_s) are 330W an 150pF, respectively.

The higher C_s value and lower R_s value in the IEC1000-4-2 model are more stringent than the Human Body Model. The larger storage capacitor injects a higher voltage to the test point when SW2 is switched on. The lower current limiting resistor increases the current charge onto the test point.

		IEC1000-4-2				
TESTED Driver Outputs Receiver Inputs	<u>+</u> 15kV <u>+</u> 15kV	Air Discharge <u>+</u> 15kV <u>+</u> 15kV	Direct Contact <u>+</u> 8kV <u>+</u> 8kV	4 4		

Table 3. Transceiver ESD Tolerance Levels





ORDERING INFORMATION

Please consult the factory for pricing and availability on a Tape-On-Reel option.



SIGNAL PROCESSING EXCELLENCE

Sipex Corporation

Headquarters and Sales Office 22 Linnell Circle Billerica, MA 01821 TEL: (978) 667-8700 FAX: (978) 670-9001 e-mail: sales@sipex.com

Sales Office 233 South Hillview Drive Milpitas, CA 95035 TEL: (408) 934-7500 FAX: (408) 935-7600

Sipex Corporation reserves the right to make changes to any products described herein. Sipex does not assume any liability arising out of the application or use of any product or circuit described hereing; neither does it convey any license under its patent rights nor the rights of others.