

SN75ALS056, SN75ALS057 TRAPEZOIDAL-WAVEFORM INTERFACE BUS TRANSCEIVERS

SLLS028G – AUGUST 1987 – REVISED JUNE 1998

- Suitable for IEEE Standard 896 Applications[†]
- SN75ALS056 is an Octal Transceiver
- SN75ALS057 is a Quad Transceiver
- High-Speed Advanced Low-Power Schottky (ALS) Circuitry
- Low Power Dissipation:
52.5 mW/Channel Max
- High-Impedance pnp Inputs
- Logic-Level 1-V Bus Swing Reduces Power Consumption
- Trapezoidal Bus Output Waveform Reduces Noise Coupling to Adjacent Lines
- Power-Up/Power-Down Protection (Glitch Free)
- Open-Collector Driver Outputs Allow Wired-OR Connections
- Designed to Be a Faster, Lower-Power Functional Equivalent of National DS3896, DS3897


description

The SN75ALS056 is an eight-channel, monolithic, high-speed, advanced low-power Schottky (ALS) device designed for two-way data communication in a densely populated backplane. The SN75ALS057 is a four-channel version with independent driver-input (Dn) and receiver-output (Rn) pins and a separate driver disable for each driver (En).


These transceivers feature open-collector driver outputs with series Schottky diodes to reduce capacitive loading to the bus. By using a 2-V pullup termination on the bus, the output signal swing is approximately 1 V, which reduces the power necessary to drive the bus load capacitance. The driver outputs generate trapezoidal waveforms that reduce crosstalk between channels. The drivers are capable of driving an equivalent dc load as low as 18.5 Ω . The receivers have internal low-pass filters to further improve noise immunity.

The SN75ALS056 and SN75ALS057 are characterized for operation from 0°C to 70°C.

SN75ALS056 . . . DW OR N PACKAGE
(TOP VIEW)



SN75ALS057 . . . DW OR N PACKAGE
(TOP VIEW)



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

[†] The transceivers are suitable for IEEE Standard 896 applications to the extent of the operating conditions and characteristics specified in this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS
INSTRUMENTS**


POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1998, Texas Instruments Incorporated

SN75ALS056, SN75ALS057 TRAPEZOIDAL-WAVEFORM INTERFACE BUS TRANSCEIVERS

SLLS028G – AUGUST 1987 – REVISED JUNE 1998

logic symbol[†]




[†] These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

SN75ALS056, SN75ALS057 TRAPEZOIDAL-WAVEFORM INTERFACE BUS TRANSCEIVERS

SLLS028G – AUGUST 1987 – REVISED JUNE 1998

logic diagram (positive logic)



† These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

SN75ALS056, SN75ALS057 TRAPEZOIDAL-WAVEFORM INTERFACE BUS TRANSCEIVERS

SLLS028G – AUGUST 1987 – REVISED JUNE 1998

Function Tables

SN75ALS056
TRANSMIT/RECEIVE

CONTROLS		CHANNELS
$\overline{\text{CS}}$	$\text{T}/\overline{\text{R}}$	$\text{A} \leftrightarrow \text{B}$
L	H	T(A B)
L	L	R(B A)
H	X	D

SN75ALS057
TRANSMIT/RECEIVE

CONTROLS			CHANNELS			
$\overline{\text{TE}}$	$\overline{\text{RE}}$	En	D	B	B	R
L	L	L	D			R
L	L	H	T			R
L	H	L	D			D
L	H	H	T			D
H	L	X	D			R
H	H	X	D			D


H = high level, L = low level, R = receive, T = transmit,
D = disable, X = irrelevant

Direction of data transmission is from A_n to B_n for the SN75ALS056 and from D_n to B_n for the SN75ALS057. Direction of data reception is from B_n to A_n for the SN75ALS056 and from B_n to R_n for the SN75ALS057. Data transfer is inverting in both directions.

SN75ALS056, SN75ALS057 TRAPEZOIDAL-WAVEFORM INTERFACE BUS TRANSCEIVERS

SLLS028G – AUGUST 1987 – REVISED JUNE 1998

schematics of inputs and outputs



† Additional ESD protection is on the SN75ALS057, which has separate receiver-output and driver-input pins.

absolute maximum ratings over operating free-air temperature (unless otherwise noted)[‡]

Supply voltage, V_{CC} (see Note 1)	6 V
Control input voltage, V_I	5.5 V
Driver input voltage, V_I	5.5 V
Driver output voltage, V_O	2.5 V
Receiver input voltage, V_I	2.5 V
Receiver output voltage, V_O	5.5 V
Continuous total power dissipation	See Dissipation Rating Table
Storage temperature range, T_{stg}	–65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: DW or N package	260 °C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: Voltage values are with respect to network ground terminal.

SN75ALS056, SN75ALS057

TRAPEZOIDAL-WAVEFORM INTERFACE BUS TRANSCEIVERS

SLLS028G – AUGUST 1987 – REVISED JUNE 1998

DISSIPATION RATING TABLE

PACKAGE	$T_A \leq 25^\circ\text{C}$ POWER RATING	DERATING FACTOR ABOVE $T_A = 25^\circ\text{C}$	$T_A = 70^\circ\text{C}$ POWER RATING	$T_A = 125^\circ\text{C}$ POWER RATING
DW	1025 mW	8.2 mW/ $^\circ\text{C}$	656 mW	—
N	1150 mW	9.2 mW/ $^\circ\text{C}$	736 mW	—

recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, V_{CC}	4.75	5	5.25	V
High-level driver and control input voltage, V_{IH}	2			V
Low-level driver and control input voltage, V_{IL}			0.8	V
Bus termination voltage	1.9		2.1	V
Operating free-air temperature, T_A	0		70	$^\circ\text{C}$

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS†	SN75ALS056			UNIT
			MIN	TYP†	MAX	
V_{IK}	Input clamp voltage at An, $\overline{T/R}$, or $\overline{CS}$	$I_I = -18\text{ mA}$			-1.5	V
V_{IT}	Receiver input threshold voltage at Bn		1.405		1.69	V
V_{OH}	High-level output voltage at An	Bn at 1.2 V, $\overline{CS}$ at 0.8 V, $\overline{T/R}$ at 0.8 V, $I_{OH} = -400\text{ }\mu\text{A}$	2.4			V
V_{OL}	Low-level output voltage	An at 2 V, $\overline{CS}$ at 0.8 V, $\overline{T/R}$ at 0.8 V, $I_{OL} = 16\text{ mA}$			0.5	V
		Bn at 2 V, $\overline{CS}$ at 0.8 V, $\overline{T/R}$ at 2 V, $V_L = 2\text{ V}$, $R_L = 18.5\text{ }\Omega$, See Figure 1	0.75		1.2	
I_{IH}	High-level input current	An, $\overline{T/R}$ or $\overline{CS}$			40	μA
		Bn			100	
I_{IL}	Low level input current at An, $\overline{T/R}$, or $\overline{CS}$	$V_I = 0.4\text{ V}$			-400	μA
I_{OS}	Short-circuit output current at An	An at 0, Bn at 1.2 V, $\overline{CS}$ at 0.8 V, $\overline{T/R}$ at 0.8 V	-40		-120	mA
I_{CC}	Supply current				75	mA
$C_{O(B)}$	Driver output capacitance			4.5		pF

† Typical values are at $V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN75ALS056, SN75ALS057

TRAPEZOIDAL-WAVEFORM INTERFACE BUS TRANSCEIVERS

SLLS028G – AUGUST 1987 – REVISED JUNE 1998

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS	SN75ALS057			UNIT
			MIN	TYP [†]	MAX	
V _{IK}	Input clamp voltage at Dn, En, $\overline{\text{TE}}$, or $\overline{\text{RE}}$	I _I = –18 mA			–1.5	V
V _{IT}	Receiver input threshold voltage at Bn		1.41		1.69	V
V _{OH}	High-level output voltage at Rn	Bn at 1.2 V, $\overline{\text{RE}}$ at 0.8 V, I _{OH} = –400 μ A		2.4		V
V _{OL}	Low-level output voltage	Rn Bn at 2 V, $\overline{\text{RE}}$ at 0.8 V, I _{OL} = 16 mA			0.5	V
		Dn at 2 V, En at 2 V, $\overline{\text{TE}}$ at 0.8 V, V _L = 2 V, R _L = 18.5 Ω , See Figure 1		0.75	1.2	
I _{IH}	High-level input current	$\overline{\text{Dn}}$, En, $\overline{\text{TE}}$, or $\overline{\text{RE}}$			40	μ A
		Bn			100	
I _{IL}	Low-level input current at Dn, En, $\overline{\text{TE}}$, or $\overline{\text{RE}}$	V _I = V _{CC}			–400	μ A
I _{OS}	Short-circuit output current at Rn	Rn at 0, Bn at 1.2 V, $\overline{\text{RE}}$ at 0.8 V	–40		–120	mA
I _{CC}	Supply current				40	mA
C _{O(B)}	Driver output capacitance			4.5		pF

[†] Typical values are at V_{CC} = 5 V, T_A = 25°C.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	SN75ALS056 DRIVER			UNIT
				MIN	TYP [†]	MAX	
t _{PLH1}	$\overline{\text{CS}}$	Bn	An and T/ $\overline{\text{R}}$ at 2 V, V _L = 2 V, R _{L1} = 18 Ω , C _L = 30 pF, R _{L2} not connected, See Figure 2			24	ns
t _{PHL1}						20	
t _{PLH2}	An	Bn	$\overline{\text{CS}}$ at 0.8 V, T/ $\overline{\text{R}}$ at 2 V, V _L = 2 V, R _{L1} = 18 Ω , R _{L2} not connected, C _L = 30 pF, See Figure 2,			19	ns
t _{PHL2}						18	
t _{PLH3}	T/ $\overline{\text{R}}$	Bn	V _I (An) = 5 V, $\overline{\text{CS}}$ at 0.8 V, R _{L1} = 18 Ω , C _L = 30 pF, R _{L2} not connected, V _L = 2 V, See Figure 3,			25	ns
t _{PHL3}						35	
t _{TLH}	An	Bn	$\overline{\text{CS}}$ at 0.8 V, T/ $\overline{\text{R}}$ at 2 V, V _L = 2 V, C _L = 30 pF, R _{L1} = 18 Ω , R _{L2} not connected, See Figure 2	1	3	11	ns
t _{THL}				1	3	6	

[†] Typical values are at V_{CC} = 5 V, T_A = 25°C



SN75ALS056, SN75ALS057

TRAPEZOIDAL-WAVEFORM INTERFACE BUS TRANSCEIVERS

SLLS028G – AUGUST 1987 – REVISED JUNE 1998

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	SN75ALS056 RECEIVER		UNIT
					MIN	MAX	
t _{PLH4}	Propagation delay time, low-to-high-level output	Bn	An	$\overline{CS}$ at 0.8 V, $T/\overline{R}$ at 0.8 V, $R_{L1} = 390\ \Omega$, $R_{L2} = 1.6\ k\Omega$, $C_L = 30\ pF$, See Figure 4	18		ns
t _{PHL4}	Propagation delay time, high-to-low-level output				18		
t _{PLZ1}	Output disable time from low level	$T/\overline{R}$	An	$\overline{CS}$ at 0.8 V, $V_I(Bn) = 2\ V$, $V_L = 5\ V$, $R_{L1} = 390\ \Omega$, R_{L2} not connected, $C_L = 15\ pF$, See Figure 3	20		ns
t _{PZL1}	Output enable time to low level	$T/\overline{R}$	An	$\overline{CS}$ at 0.8 V, $V_I(Bn) = 2\ V$, $V_L = 5\ V$, $R_{L1} = 390\ \Omega$, $R_{L2} = 1.6\ k\Omega$, $C_L = 30\ pF$, See Figure 3	40		ns
t _{PHZ1}	Output disable time from high level	$T/\overline{R}$	An	$\overline{CS}$ at 0.8 V, $V_I(Bn) = 0$, $V_L = 0$, $R_{L1} = 390\ \Omega$, R_{L2} not connected, $C_L = 15\ pF$, See Figure 3	17		ns
t _{PZH1}	Output enable time to high level	$T/\overline{R}$	An	$\overline{CS}$ at 0.8 V, $V_I(Bn) = 0$, $V_L = 0$, R_{L1} not connected, $R_{L2} = 1.6\ k\Omega$, $C_L = 30\ pF$, See Figure 3	15		ns
t _{PLZ2}	Output disable time from low level	$\overline{CS}$	An	Bn at 2 V, $T/\overline{R}$ at 0.8 V, $C_L = 5\ pF$, $V_L = 5\ V$, $R_{L1} = 390\ \Omega$, R_{L2} not connected, See Figure 5	18		ns
t _{PZL2}	Output enable time to low level	$\overline{CS}$	An	Bn at 2 V, $T/\overline{R}$ at 0.8 V, $C_L = 30\ pF$, $V_L = 5\ V$, $R_{L1} = 390\ \Omega$, $R_{L2} = 1.6\ k\Omega$, See Figure 5	15		ns
t _{PHZ2}	Output disable time from high level	$\overline{CS}$	An	Bn at 0.8 V, $T/\overline{R}$ at 0.8 V, $C_L = 5\ pF$, $V_L = 0$, $R_{L1} = 390\ \Omega$, R_{L2} not connected, See Figure 5	8		ns
t _{PZH2}	Output enable time to high level	$\overline{CS}$	An	Bn at 0.8 V, $T/\overline{R}$ at 0.8 V, $C_L = 30\ pF$, $V_L = 0$, R_{L1} not connected, $R_{L2} = 1.6\ k\Omega$, See Figure 5	17		ns
t _{w(NR)}	Receiver noise rejection pulse duration	Bn	An	$\overline{CS}$ at 0.8 V, $T/\overline{R}$ at 0.8 V, $R_{L1} = 390\ \Omega$, $R_{L2} = 1.6\ k\Omega$, $C_L = 30\ pF$, $V_L = 5\ V$, See Figure 6	3		ns

SN75ALS056, SN75ALS057

TRAPEZOIDAL-WAVEFORM INTERFACE BUS TRANSCEIVERS

SLLS028G – AUGUST 1987 – REVISED JUNE 1998

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	SN75ALS057 DRIVER			UNIT
					MIN	TYP†	MAX	
tPLH1	Propagation delay time, low-to-high-level output	$\overline{TE}$	Bn	Dn, En, $\overline{RE}$ at 2 V, $V_L = 2$ V, R _{L2} not connected, R _{L1} = 18 Ω, See Figure 2, C _L = 30 pF	24			ns
tPHL1	Propagation delay time, high-to-low-level output				20			
tPLH2	Propagation delay time, low-to-high-level output	Dn or En	Bn	$\overline{TE}$ at 0.8 V, $\overline{RE}$ at 2 V, $V_L = 2$ V, R _{L1} = 18 Ω, R _{L2} not connected, C _L = 30 pF, See Figure 2	19			ns
tPHL2	Propagation delay time, high-to-low-level output				18			
tTLH	Transition time, low-to-high-level output	Dn or En	Bn	$\overline{RE}$ at 2 V, $V_L = 2$ V, $\overline{TE}$ at 0.8 V, R _{L1} = 18 Ω,, R _{L2} not connected, C _L = 30 pF, See Figure 2	1	3	11	ns
tTHL	Transition time, high-to-low-level output				1	3	6	

[†] Typical values are at V_{CC} = 5 V, T_A = 25°C.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

PARAMETER		FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	SN75ALS057 RECEIVER		UNIT
					MIN	MAX	
t _{PLH4}	Propagation delay time, low-to-high-level output	Bn	Rn	$\overline{RE}$ at 0.8 V, $\overline{TE}$ at 2 V, V _L = 5 V, R _{L1} = 390 Ω, R _{L2} = 1.6 kΩ, C _L = 30 pF, See Figure 4	18		ns
t _{PHL4}	Propagation delay time, high-to-low-level output				18		
t _{PLZ2}	Output disable time from low level	$\overline{RE}$	Rn	Bn at 2 V, $\overline{TE}$ at 2 V, V _L = 5 V, C _L = 5 pF, R _{L1} = 390 Ω, R _{L2} not connected, See Figure 5	18		ns
t _{PZL2}	Output enable time to low level	$\overline{RE}$	Rn	Bn at 2 V, $\overline{TE}$ at 2 V, V _L = 5 V, C _L = 30 pF, R _{L1} = 390 Ω, R _{L2} = 1.6 kΩ, See Figure 5	15		ns
t _{PHZ2}	Output disable time from high level	$\overline{RE}$	Rn	Bn at 0.8 V, $\overline{TE}$ at 2 V, V _L = 0, C _L = 5 pF, R _{L1} = 390 Ω, R _{L2} not connected, See Figure 5	17		ns
t _{PZH2}	Output enable time to high level	$\overline{RE}$	Rn	Bn at 0.8 V, $\overline{TE}$ at 2 V, V _L = 0, C _L = 30 pF, R _{L1} not connected, R _{L2} = 1.6 kΩ, See Figure 5	17		ns
t _{w(NR)}	Receiver noise rejection pulse duration	Bn	Rn	$\overline{TE}$ at 2 V, $\overline{RE}$ at 0.8 V, V _L = 0, R _{L1} = 390 Ω, R _{L2} = 1.6 kΩ, C _L = 30 pF, See Figure 6	3		ns



SN75ALS056, SN75ALS057 TRAPEZOIDAL-WAVEFORM INTERFACE BUS TRANSCEIVERS

SLLS028G – AUGUST 1987 – REVISED JUNE 1998

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

PARAMETER		FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	SN75ALS057 DRIVER PLUS RECEIVER		UNIT
					MIN	MAX	
t _{PLH6}	Propagation delay time, low-to-high-level output	Dn	Rn	$\overline{RE}$ at 0.8 V, $\overline{TE}$ at 0.8 V, R _{L1} = 390 Ω, R _{L2} = 1.6 kΩ,, C _L = 30 pF, See Figure 7	40		ns
t _{PHL6}	Propagation delay time, high-to-low-level output				40		

PARAMETER MEASUREMENT INFORMATION





Figure 1. Driver Low-Level-Output-Voltage Test Circuit

SN75ALS056, SN75ALS057 TRAPEZOIDAL-WAVEFORM INTERFACE BUS TRANSCEIVERS

SLLS028G – AUGUST 1987 – REVISED JUNE 1998

PARAMETER MEASUREMENT INFORMATION




NOTE A: $t_r = t_f \leq 5$ ns from 10% to 90%

Figure 2. Driver Test Circuit and Voltage Waveforms


SN75ALS056, SN75ALS057 TRAPEZOIDAL-WAVEFORM INTERFACE BUS TRANSCEIVERS

SLLS028G – AUGUST 1987 – REVISED JUNE 1998

PARAMETER MEASUREMENT INFORMATION



TEST CIRCUIT




VOLTAGE WAVEFORMS

NOTE A: $t_r = t_f \leq 5$ ns from 10% to 90%

Figure 3. Propagation Delay From T/R to An or Bn Test Circuit and Voltage Waveforms


SN75ALS056, SN75ALS057 TRAPEZOIDAL-WAVEFORM INTERFACE BUS TRANSCEIVERS

SLLS028G – AUGUST 1987 – REVISED JUNE 1998



NOTE A: $t_r = t_f \leq 5$ ns from 10% to 90%

Figure 4. Receiver Test Circuit and Voltage Waveforms




NOTE A: $t_r = t_f \leq 5$ ns from 10% to 90%

Figure 5. Propagation Delay From $\overline{CS}$ to An or $\overline{RE}$ to Rn Test Circuit and Voltage Waveforms

SN75ALS056, SN75ALS057 TRAPEZOIDAL-WAVEFORM INTERFACE BUS TRANSCEIVERS


SLLS028G – AUGUST 1987 – REVISED JUNE 1998

PARAMETER MEASUREMENT INFORMATION



NOTE A: $t_r = t_f \leq 5$ ns from 10% to 90%

Figure 6. Receiver Noise-Immunity Test Circuit and Voltage Waveforms



NOTE A: $t_r = t_f \leq 5$ ns from 10% to 90%

Figure 7. Driver Plus Receiver Delay-Times Test Circuits and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.