10-Bit Counter SN54/74LS491A

7465491 A

Features/Benefits

- · CRT vertical and horizontal timing generation
- · Bus-structured pinout
- 24-pin SKINNYDIP® saves space
- Three-state outputs drive bus lines
- Low-current PNP inputs reduce loading

Ordering Information

	PART NUMBER	ТЕМР	PACKAGE	DESCRIPTION
SN54LS491A		Mil	JS,W,L(28)	10.5 MHz Counter
	SN74LS491A	Com	NS,JS,NL(28)	25 MHz Counter

Description


The 'LS491/A is a 10-bit up/down counter with set, load and hold capabilities for two LSB, two MSB and six middle bits that are HIGH or LOW as a group. Five control inputs (SET, LD, CNT. CIN and UP) provide one of five operations which occur synchronously on the rising edge of the clock (CK).

The SET operation sets the output register (Q9-Q0) to all HIGHs. The LOAD operation loads the inputs (D9-D0) into the register. When COUNT or CARRY IN are not asserted (CNT = HIGH or CIN = HIGH), the HOLD operation holds the previous value regardless of clock transitions. The COUNT UP opera-


tion adds one to the output of the register when the count up input is asserted (UP = LOW). The COUNT DOWN operation subtracts one from the output register when the count up input is not asserted (UP = HIGH). SET overrides both LOAD and COUNT, LOAD overrides COUNT, and COUNT is conditional on CARRY IN.

The data output pins are enabled when \overline{OE} is LOW, and disabled (HI-Z) when OE is HIGH. The 24-mA IOI outputs are suitable for driving RAM/PROM address lines in video graphics systems.

Logic Symbol



When $\overline{\text{OE}}$ is HIGH, the three-state outputs are disabled to the high-inpedance states; however, sequential operation of the counter is not affected.




SKINNYDIP* and PAL* are registered trademarks of Monolithic Memories

Monolithic Memories

5

Logic Diagram



SN54/74LS491A

Absolute Maximum Ratings

	7.1/
Supply voltage V _{CC}	
Input voltage	5.5 V
Off-state output voltage	-65°C to +150°C
Storage temperature	

Operating Conditions

SYMBOL	PARAMETER		MIN	COMMERCIAL TYP†	MAX	UNIT
v _{CC}	Supply voltage Operating free-air temperature		4.75	5	5.25	V
TA			0		75	°C
<u> </u>	Width of clock	High	15	7		ns
$t_{\mathbf{W}}$		Low	25	15		113
t _{su}	Setup time		30	20		ns
t _h	Hold time		0	-15		ns

Electrical Characteristics Over Operating Conditions

SYMBOL	PARAMETER	TEST CONDITIONS		MIN	TYP† MAX	דואט
v _{IL} *	Low-level input voltage				0.8	V
<u> </u>	High-level input voltage			2		V
V _{IC}	Input clamp voltage	V _{CC} = MIN	I _I = -18 mA		-1.5	5 V
IIL	Low-level input current	V _{CC} = MAX	V _I = 0.4 V		0.25	mA.
III	High-level input current	V _{CC} = MAX	V _I = 2.4 V		25	μΑ
	Maximum input current	V _{CC} = MAX	V _I = 5.5 V		1	mA
v _{OL}	Low-level output voltage	V _{CC} = MIN V _{IL} = 0.8 V V _{IH} = 2 V	I _{OL} = 24 mA		0.5	5 V
V _{OH}	High-level output voltage	V _{CC} = MIN V _{IL} = 0.8 V V _{IH} = 2 V	I _{OH} = -3.2 mA	2.4		V
lozl		V _{CC} = MAX	V _O = 0.4 V		-100	DμA
lozh	Off-state output current	V _{IL} = 0.8 V V _{IH} = 2 V	V _O = 2.4 V		100	Ο μΑ
los**	Output short-circuit current	V _{CC} = 5 V	V _O = 0 V	-30	-130) mA
loc	Supply current	V _{CC} = MAX			120 180	D mA

^{*} V_{IL} ad V_{IH} parameters are, in effect, input conditions of D.C. and Functional output tests and are not directly tested. V_{IL} is specified at -0.8 V, and V_{IH} is specified at -2.0 V.

^{**} Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second

 $[\]dot{T}$. All typical values are set at $V_{CC}\simeq 5$ V, $T_{A} \approx 25^{\circ} C$


57

Switching Characteristics Over Operating Conditions

SYMBOL	PARAMETER	TEST CONDITIONS (See Test Load)	MILITAR MIN TYP†		COMMER MIN TYP		UNIT
^f MAX	Maximum counting frequency**	Commercial R ₁ = 200 Ω R ₂ = 390 Ω	15.3		25		MHz
^t CLK	Clock to Q		10	25	10	15	ns
t _{PZX}	Output enable delay	Mil R ₁ = 390 Ω	11	25	11	20	ns
t _{PXZ}	Output disable delay	R ₂ = 750 Ω	10	25	10	20	ns

^{**} f_{MAX} is derived from, 1:MAX [(t_{SU} + t_h), t_w (High) + t_w (Low), t_{CLK}]


Test Load



- * The "Test Point" is driven by the outputs under test and observed by instrumentation
- Mins it ipp is tested with switch Sit closed Ci ii 50 pF and measured at 1.5 Vioutput level.
 - 1. fpgx is measured at the 1.5 V output level with C_L = 50 pF | S₁ is open for high impedance to "1" test, and closed for high impedance to "0" test
 - 3 (pxz is tested with C_L 5 pF S₁ is open for "1" to high impedance test measured at V_{OH} -0.5 V output level: S₁ is closed for "0" to high impedance test measured at V_{OH} -0.5 V output level.

Application

Video Horizontal Timing and Blanking



Timing Analysis:

Path 1 — Outputs of 74LS491A setting up at PAL16R4A inputs

 t PD_{CK-Q/74LS491A} $^{+}$ t SU_{PAL16R4A} = 15 ns + 25 ns = 40 ns

Path 2 — Outputs of PAL16R4A setting up at 74LS491A inputs

 t PDCK-Q/PAL16A $^{+}$ t SU74LS491A $^{=}$ 25 ns + 30 ns = 55 ns

Accordingly, the worst-case timing of the two paths is 55-ns, which results in a maximum video dot clock frequency of 18.18 MHz. Strict interpretation of the 60 Hz field rate NTSC Standard suggests that up to 52.1 μ sec of time is available for active-raster-line duration. In practice however, most CRT monitors

overscan the screen to correct horizontal sweep nonlinearities. As a consequence, the horizontal blanking time is increased, and the active video time decreased, typically to about 40 $\mu sec.$ For the application circuit shown above, over 512 dots (pixels) for one line can be displayed:

$$\frac{40 \mu \text{sec per line}}{55 \text{ ns per pixel per line}} = 727 \text{ pixels}$$

Normally, at least a 10-bit counter is required to provide a video timing chain for such resolutions. The 74LS491A combined with a high-speed PAL® (PAL16R4A) is capable of generating a complete set of video timing signals. Note that in the application circuit, the maximum horizontal count [H MAX (n-1)] is decoded one clock early, due to the 1-level pipelining used to obtain circuit speed.