Quad 2-Input Multiplexer with Storage

The SN74LS298 is a Quad 2-Port Register. It is the logical equivalent of a quad 2-input multiplexer followed by a quad 4-bit edge-triggered register. A Common Select input selects between two 4-bit input ports (data sources.) The selected data is transferred to the output register synchronous with the HIGH to LOW transition of the Clock input.

The LS298 is fabricated with the Schottky barrier process for high speed and is completely compatible with all ON Semiconductor TTL families.

- Select From Two Data Sources
- Fully Edge-Triggered Operation
- Typical Power Dissipation of 65 mW
- Input Clamp Diodes Limit High Speed Termination Effects

GUARANTEED OPERATING RANGES

GUARAN	TEED OPERATING RAN	GES					16
Symbol	Parameter	Min	Тур	Max	Unit		\mathbf{G}
V _{CC}	Supply Voltage	4.75	5.0	5.25	V	SIN	
T _A	Operating Ambient Temperature Range	0	25	70	°C		0
I _{OH}	Output Current – High			-0.4	mA	0, 4	
I _{OL}	Output Current – Low			8.0	mA	A C	
	O . PLEA	Str.	PAL	A FINI	P		DRDI
		~ *					
	Q *					Device	•
						SN74LS29	8N
						SN74LS29	8D
						SN741 S20	8DB2



ON Semiconductor™

http://onsemi.com

LOW POWER SCHOTTKY





D SUFFIX CASE 751B

ORDERING INFORMATION

Device	Package	Shipping		
SN74LS298N	16 Pin DIP	2000 Units/Box		
SN74LS298D	SOIC-16	38 Units/Rail		
SN74LS298DR2	SOIC-16	2500/Tape & Reel		

© Semiconductor Components Industries, LLC, 2006 July, 2006 - Rev. 8

CONNECTION DIAGRAM DIP (TOP VIEW)



NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

		LOADING	G (Note a)
PIN NAMES		HIGH	LOW
S	Common Select Input	0.5 U.L.	0.25 U.L.
CP	Clock (Active LOW Going Edge) Input	0.5 U.L.	0.25 U.L.
I _{0a} - I _{0d}	Data Inputs from Source 0	0.5 U.L.	0.25 U.L.
I _{1a} - I _{1d}	Data Inputs from Source 1	0.5 U.L.	0.25 U.L.
Q _a – Q _d	Register Outputs	10 U.L.	5 U.L.

NOTES:

a) 1 TTL Unit Load (U.L.) = 40 μ A HIGH/1.6 mA LOW.



LOGIC OR BLOCK DIAGRAM



V_{CC} = PIN 16 GND = PIN 8

O = PIN NUMBERS

FUNCTIONAL DESCRIPTION

The LS298 is a high speed Quad 2-Port Register. It selects four bits of data from two sources (ports)under the control of a Common Select Input (S). The selected data is transferred to the 4-bit output register synchronous with the HIGH to LOW transition of the Clock input (CP). The 4-bit

output register is fully edge-triggered. The Data inputs (I) and Select input (S) must be stable only one setup time prior to the HIGH to LOW transition of the clock for predictable operation.

TOIL	TII	
IRU		ABLE

	INPUTS	OUTPUT	
S	l _o	ų	Q
	h	X	L
h			L
h	Х	h	Н

L = LOW Voltage Level H = HIGH Voltage Level X = Don't Care

h = LOW Voltage Level one setup time prior to the HIGH to LOW clock transition. h = HIGH Voltage Level one setup time prior to the HIGH to LOW clock transition.

			Limits				
Symbol	Parameter	Min	Тур	Max	Unit	Tes	t Conditions
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Inpu All Inputs	t HIGH Voltage for
V _{IL}	Input LOW Voltage			0.8	V	Guaranteed Inpu All Inputs	t LOW Voltage for
V _{IK}	Input Clamp Diode Voltage		-0.65	-1.5	V	V_{CC} = MIN, I_{IN} =	–18 mA
V _{OH}	Output HIGH Voltage	2.7	3.5		V	V _{CC} = MIN, I _{OH} = or V _{IL} per Truth T	
			0.25	0.4	V	I _{OL} = 4.0 mA	$V_{CC} = V_{CC} MIN,$
V _{OL}	Output LOW Voltage		0.35	0.5	V	l _{OL} = 8.0 mA	V _{IN} = V _{IL} or V _{IH} per Truth Table
				20	μΑ	V _{CC} = MAX, V _{IN} = 2.7 V	
IIH	Input HIGH Current			0.1	mA	$V_{\rm CC}$ = MAX, $V_{\rm IN}$	= 7.0 V
IIL	Input LOW Current			-0.4	mA	V _{CC} = MAX, V _{IN} = 0.4 V	
I _{OS}	Short Circuit Current (Note 1)	-20		-100	mA	V _{CC} = MAX	
I _{CC}	Power Supply Current			21	mA	V _{CC} = MAX	0

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

Note 1: Not more than one output should be shorted at a time, nor for more than 1 second.

AC CHARACTERISTICS ($T_A = 25^{\circ}C$, $V_{CC} = 5.0 \text{ V}$)

			Limits	7	
Symbol	Parameter	Min	Тур	Max	Unit Test Conditions
t _{PLH}	Propagation Delay,		18	27	n s V _{CC} = 5.0 V,
t _{PHL}	Clock to Output		21	32	ns C _L = 15 pF

AC SET-UP REQUIREMENTS ($T_A = 25^{\circ}C$, $V_{CC} = 5.0 \text{ V}$)

			Limits	5.	O ,	
Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
t _W	Clock Pulse Width	20	$\langle \cdot \rangle$	2	ns	
t _s	Data Setup Time	15	5		ns	
t _s	Select Setup Time	25	XY		ns	V _{CC} = 5.0 V
t _h	Data Hold Time	5.0			ns	
t _h	Select Hold Time	0				

DEFINITIONS OF TERMS

SETUP TIME (t_s) — is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from LOW to HIGH in order to be recognized and transferred to the outputs.

HOLD TIME (t_h) — is defined as the minimum time following the clock transition from LOW to HIGH that the

logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from LOW to HIGH and still be recognized.

AC WAVEFORMS



PACKAGE DIMENSIONS



PACKAGE DIMENSIONS



ON Semiconductor and I are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other application in which the failure of the SCILLC product create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 81–3–5773–3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative