- **Member of the Texas Instruments** Widebus+™ Family
- **High-Bandwidth Data Path** (Up to 500 MHz<sup>†</sup>)
- 5-V-Tolerant I/Os with Device Powered Up or Powered Down
- Low and Flat ON-State Resistance (ron) **Characteristics Over Operating Range**  $(r_{on} = 5 \Omega \text{ Typical})$
- Rail-to-Rail Switching on Data I/O Ports - 0- to 5-V Switching With 3.3-V V<sub>CC</sub>
  - 0- to 3.3-V Switching With 2.5-V V<sub>CC</sub>
- **Bidirectional Data Flow, With Near-Zero Propagation Delay**
- Low Input/Output Capacitance Minimizes **Loading and Signal Distortion**  $(C_{io(OFF)} = 4 pF Typical)$
- Fast Switching Frequency  $(f_{OE} = 20 \text{ MHz Max})$ 
  - † For additional information regarding the performance characteristics of the CB3Q family, refer to the TI application report, CBT-C, CB3T, and CB3Q Signal-Switch Families, literature number SCDA008.

- **Data and Control Inputs Provide Undershoot Clamp Diodes**
- **Low Power Consumption**  $(I_{CC} = 2 \text{ mA Typical})$
- V<sub>CC</sub> Operating Range From 2.3 V to 3.6 V
- Data I/Os Support 0- to 5-V Signaling Levels (0.8 V, 1.2 V, 1.5 V, 1.8 V, 2.5 V, 3.3 V, 5 V)
- Control Inputs Can be Driven by TTL or 5-V/3.3-V CMOS Outputs
- Ioff Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- **ESD Performance Tested Per JESD 22** 
  - 2000-V Human-Body Model (A114-B, Class II)
  - 1000-V Charged-Device Model (C101)
- **Supports Both Digital and Analog** Applications: PCI Interface, Differential Signal Interface, Memory Interleaving, Bus Isolation, Low-Distortion Signal Gating

## description/ordering information

The SN74CB3Q32245 is a high-bandwidth FET bus switch utilizing a charge pump to elevate the gate voltage of the pass transistor, providing a low and flat ON-state resistance (ron). The low and flat ON-state resistance allows for minimal propagation delay and supports rail-to-rail switching on the data input/output (I/O) ports. The device also features low data I/O capacitance to minimize capacitive loading and signal distortion on the data bus. Specifically designed to support high-bandwidth applications, the SN74CB3Q32245 provides an optimized interface solution ideally suited for broadband communications, networking, and data-intensive computing systems.

The SN74CB3Q32245 is organized as four 8-bit bus switches with separate output-enable ( $1\overline{OE}$ ,  $2\overline{OE}$ ,  $3\overline{OE}$ , 4OE) inputs. It can be used as four 8-bit bus switches, two 16-bit bus switches, or as one 32-bit bus switch. When OE is low, the associated 8-bit bus switch is ON and the A port is connected to the B port, allowing bidirectional data flow between ports. When OE is high, the associated 8-bit bus switch is OFF, and a high-impedance state exists between the A and B ports.

### ORDERING INFORMATION

TA	PACKAGE <sup>‡</sup>	:	ORDERABLE PART NUMBER	TOP-SIDE MARKING
-40°C to 85°C	LFBGA – GKE	Tape and reel	SN74CB3Q32245GKER	BZ245
	LFBGA – ZKE (Pb-free)	Tape and reel	SN74CB3Q32245ZKER	BZ245

<sup>‡</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus+ is a trademark of Texas Instruments.



SCES622 – JANUARY 2005

## description/ordering information (continued)

This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry prevents damaging current backflow through the device when it is powered down. The device has isolation during power off.

To ensure the high-impedance state during power up or power down,  $\overline{\text{OE}}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

### **FUNCTION TABLE** (each 8-bit bus switch)

INPUT OE	INPUT/OUTPUT A	FUNCTION
L	В	A port = B port
Н	Z	Disconnect

#### **GKE PACKAGE** (TOP VIEW)


#### 1 2 3 4 5 6 000000 000000 В 000000 С 000000 D 000000 Ε 000000 F G 000000 Н 000000 000000 J 000000 K 000000 L 000000 M 000000 Ν 000000 Р 000000 R Т 000000


## terminal assignments

	1	2	3	4	5	6	
Α	1B2	1B1	NC	1OE	1A1	1A2	
В	1B4	1B3	GND	GND	1A3	1A4	
С	1B6	1B5	VCC	Vcc	1A5	1A6	
D	1B8	1B7	GND	GND	1A7	1A8	
Ε	2B2	2B1	GND	GND	2A1	2A2	
F	2B4	2B3	VCC	Vcc	2A3	2A4	
G	2B6	2B5	GND	GND	2A5	2A6	
Н	2B7	2B8	NC	2OE	2A8	2A7	
J	3B2	3B1	NC	3OE	3A1	3A2	
K	3B4	3B3	GND	GND	3A3	3A4	
L	3B6	3B5	Vcc	Vcc	3A5	3A6	
M	3B8	3B7	GND	GND	3A7	3A8	
Ν	4B2	4B1	GND	GND	4A1	4A2	
Р	4B4	4B3	VCC	Vcc	4A3	4A4	
R	4B6	4B5	GND	GND	4A5	4A6	
Т	4B7	4B8	NC	40E	4A8	4A7	


NC - No internal connection

## logic diagram (positive logic)





## simplified schematic, each FET switch (SW)



 $\dagger$  EN is the internal enable signal applied to the switch.

SCES622 – JANUARY 2005

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	0.5 V to 4.6 V
Control input voltage range, V <sub>IN</sub> (see Notes 1 and 2)	0.5 V to 7 V
Switch I/O voltage range, V <sub>I/O</sub> (see Notes 1, 2, and 3)	0.5 V to 7 V
Control input clamp current, I <sub>IK</sub> (V <sub>IN</sub> < 0)	–50 mA
I/O port clamp current, $I_{I/OK}$ ( $V_{I/O}$ < 0)	–50 mA
ON-state switch current, I <sub>I/O</sub> (see Note 4)	±64 mA
Continuous current through V <sub>CC</sub> or GND terminals	±100 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 5)	40°C/W
Storage temperature range, T <sub>stq</sub>	_65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltages are with respect to ground, unless otherwise specified.
  - 2. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
  - 3. V<sub>I</sub> and V<sub>O</sub> are used to denote specific conditions for V<sub>I/O</sub>.
  - 4. II and IO are used to denote specific conditions for II/O.
  - 5. The package thermal impedance is calculated in accordance with JESD 51-7.

## recommended operating conditions (see Note 6)

		MIN	MAX	UNIT
Vcc	Supply voltage	2.3	3.6	V
.,	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		5.5	V
VIH	High-level control input voltage $V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2	5.5	V
	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	.,
VIL	Low-level control input voltage VCC = 2.7 V to 3.6 V	0	8.0	V
V <sub>I/O</sub>	Data input/output voltage	0	5.5	V
TA	Operating free-air temperature	-40	85	°C

NOTE 6: All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCES622 - JANUARY 2005

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PAI	RAMETER		MIN	TYP†	MAX	UNIT		
VIK		V <sub>CC</sub> = 3.6 V,	$I_{I} = -18 \text{ mA}$				-1.8	V
I <sub>IN</sub>	Control inputs	V <sub>CC</sub> = 3.6 V,	$V_{IN} = 0 \text{ to } 5.5 \text{ V}$				±1	μΑ
loz‡		V <sub>CC</sub> = 3.6 V,	$V_O = 0 \text{ to } 5.5 \text{ V},$ $V_I = 0,$	Switch OFF, V <sub>IN</sub> = V <sub>CC</sub> or GND			±1	μΑ
l <sub>off</sub>		$V_{CC} = 0$ ,	$V_0 = 0 \text{ to } 5.5 \text{ V},$	$V_0 = 0 \text{ to } 5.5 \text{ V}, \qquad V_1 = 0$			1	μΑ
ICC		V <sub>CC</sub> = 3.6 V,	$I_{I/O} = 0$ , Switch ON or OFF, $V_{IN} = V_{CC}$ or GND			2	4	mA
∆l <sub>CC</sub> §	Control inputs	V <sub>CC</sub> = 3.6 V,	One input at 3 V,			30	μΑ	
ICCD¶	Per control input	V <sub>CC</sub> = 3.6 V, Control input switching	A and B ports open, at 50% duty cycle		0.15	0.25	mA/ MHz	
C <sub>in</sub>	Control inputs	V <sub>CC</sub> = 3.3 V,	V <sub>IN</sub> = 5.5 V, 3.3 V, or	0		3.5	5	pF
C <sub>io(OFF</sub>	=)	V <sub>CC</sub> = 3.3 V,	Switch OFF, V <sub>IN</sub> = V <sub>CC</sub> or GND,	V <sub>I/O</sub> = 5.5 V, 3.3 V, or 0		4	6	pF
C <sub>io(ON)</sub>	)	V <sub>CC</sub> = 3.3 V,	Switch ON, V <sub>IN</sub> = V <sub>CC</sub> or GND,	V <sub>I/O</sub> = 5.5 V, 3.3 V, or 0		10	13	pF
		V <sub>CC</sub> = 2.3 V,	$V_{I} = 0,$	I <sub>O</sub> = 30 mA		6	8	
. #		TYP at $V_{CC} = 2.5 \text{ V}$	V <sub>I</sub> = 1.7 V,	$I_{O} = -15 \text{ mA}$		5	10	Ω
r <sub>on</sub> #		Vac - 2 V	V <sub>I</sub> = 0,	I <sub>O</sub> = 30 mA		6	8	22
		VCC = 3 V	V <sub>I</sub> = 2.4 V,	I <sub>O</sub> = -15 mA		5	9	

VIN and IIN refer to control inputs. VI, VO, II, and IO refer to data pins.

# switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

PARAMETER	FROM	TO	V <sub>CC</sub> = 2.5 V ± 0.2 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		UNIT
	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	
fOE	ŌĒ	A or B		10		20	MHz
t <sub>pd</sub> *	A or B	B or A		0.18		0.3	ns
<sup>t</sup> en	ŌE	A or B	1.5	8	1.5	7	ns
<sup>t</sup> dis	ŌĒ	A or B	1	8	1	7	ns

Il Maximum switching frequency for control input ( $V_O > V_{CC}$ ,  $V_I = 5$  V,  $R_L \ge 1$  M $\Omega$ ,  $C_L = 0$ )



<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC}$  = 3.3 V (unless otherwise noted),  $T_A$  = 25°C.

<sup>‡</sup> For I/O ports, the parameter IOZ includes the input leakage current.

<sup>§</sup> This is the increase in supply current for each input that is at the specified TTL voltage level, rather than V<sub>CC</sub> or GND.

<sup>¶</sup> This parameter specifies the dynamic power-supply current associated with the operating frequency of a single control input (see Figure 2).

<sup>#</sup> Measured by the voltage drop between the A and B terminals at the indicated current through the switch. ON-state resistance is determined by the lower of the voltages of the two (A or B) terminals.

<sup>\*</sup>The propagation delay is the calculated RC time constant of the typical ON-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).




Figure 1. Typical ron vs V<sub>I</sub>





Figure 2. Typical  $I_{CC}$  vs  $\overline{OE}$  Switching Frequency




SCES622 - JANUARY 2005

## PARAMETER MEASUREMENT INFORMATION



TEST	VCC	S1	RL	VI	CL	$v_{\!\scriptscriptstyle\Delta}$
tpd(s)	2.5 V $\pm$ 0.2 V	Open	500 Ω	V <sub>CC</sub> or GND	30 pF	
·pa(s)	3.3 V $\pm$ 0.3 V	Open	<b>500</b> Ω	V <sub>CC</sub> or GND	50 pF	
tplz/tpzl	2.5 V $\pm$ 0.2 V	2×V <sub>CC</sub>	500 Ω	GND	30 pF	0.15 V
'PLZ/'PZL	3.3 V $\pm$ 0.3 V	2×V <sub>CC</sub>	500 Ω	GND	50 pF	0.3 V
4/4	2.5 V ± 0.2 V	GND	500 Ω	VCC	30 pF	0.15 V
tPHZ/tPZH	3.3 V $\pm$ 0.3 V	GND	500 Ω	VCC	50 pF	0.3 V



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_{O} = 50 \Omega$ ,  $t_{f} \leq$  2.5 ns,  $t_{f} \leq$  2.5 ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. tpLZ and tpHZ are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd(s). The tpd propagation delay is the calculated RC time constant of the typical ON-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).
- H. All parameters and waveforms are not applicable to all devices.

Figure 3. Test Circuit and Voltage Waveforms



www.ti.com 17-Nov-2022

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing		Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
SN74CB3Q32245ZKER	OBSOLETE	LFBGA	ZKE	96		TBD	Call TI	Call TI		BZ245	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.


- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## ZKE (R-PBGA-N96)

## PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-205 variation CC.
- D. This package is lead-free. Refer to the 96 GKE package (drawing 4188953) for tin-lead (SnPb).



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated