











SN74AVC2T245

SCES692D - JUNE 2008-REVISED FEBRUARY 2016

SN74AVC2T245 Dual-Bit Dual-Supply Bus Transceiver with Configurable Level-Shifting / **Voltage Translation and Tri-State Outputs**


Features

- Each Channel Has Independent Direction Control
- Control Inputs VIH/VIL Levels Are Referenced to V_{CCA} Voltage
- Fully Configurable Dual-Rail Design Allows Each Port to Operate Over the Full 1.2 V to 3.6 V Power-Supply Range
- I/Os Are 4.6 V Tolerant
- I_{off} Supports Partial-Power-Down Mode Operation
- V_{CC} Isolation Feature If Either V_{CC} Input is at GND, Both Ports are in High-Impedance State
- Typical Data Rates
 - 500 Mbps (1.8 V to 3.3 V Level-Shifting)
 - 320 Mbps (<1.8 V to 3.3 V Level-Shifting)
 - 320 Mbps (Translate to 2.5 V or 1.8 V)
 - 280 Mbps (Translate to 1.5 V)
 - 240 Mbps (Translate to 1.2 V)
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
 - 5000 V Human-Body Model (A114-A)
 - 200 V Machine Model (A115-A)
 - 1500 V Charged-Device Model (C101)

Applications

- Personal Electronics
- Industrial
- Enterprise
- Telecom

Logic Diagram (Positive Logic)



3 Description

This dual-bit noninverting bus transceiver uses two separate configurable power-supply rails. The A port is designed to track $V_{\text{CCA}}.\ V_{\text{CCA}}$ accepts any supply voltage from 1.2 V to 3.6 V. The B port is designed to track V_{CCB}. V_{CCB} accepts any supply voltage from 1.2 V to 3.6 V. This allows for universal low-voltage bidirectional translation between any of the 1.2 V, 1.5 V, 1.8 V, 2.5 V, and 3.3 V voltage nodes.

The SN74AVC2T245 is designed for asynchronous communication between two data buses. The logic levels of the direction-control (DIR) input and the output-enable (OE) activate either the B-port outputs or the A-port outputs or place both output ports into the high-impedance mode . The device transmits data from the A bus to the B bus when the B-port outputs are activated and from the B bus to the A bus when the A-port outputs are activated. The input circuitry on both A and B ports always is active and must have a logic HIGH or LOW level applied to prevent excess I_{CC} and I_{CCZ}.

The SN74AVC2T245 control pins (DIR1, DIR2, and \overline{OE}) are supplied by V_{CCA} .

This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

The V_{CC} isolation feature ensures that if either V_{CC} input is at GND, both ports are in the high-impedance state.

To ensure the high-impedance state during power up or power down, OE must be connected to V_{CC} through a pull-up resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)				
SN74AVC2T245	UQFN (10)	1.80 mm × 1.40 mm				

For all available packages, see the orderable addendum at the end of the datasheet.




Table of Contents

1	Features 1	8	Detailed Description	12
2	Applications 1		8.1 Overview	
3	Description 1		8.2 Functional Block Diagram	
4	Revision History		8.3 Feature Description	12
5	Pin Configuration and Functions		8.4 Device Functional Modes	
_	_	9	Application and Implementation	14
6	Specifications		9.1 Application Information	
	6.1 Absolute Maximum Ratings		9.2 Typical Application	
	6.2 ESD Ratings	10	Power Supply Recommendations	
	6.3 Recommended Operating Conditions	11	Layout	
	6.4 Thermal Information	• • •	11.1 Layout Guidelines	
	6.5 Electrical Characteristics			
	6.6 Switching Characteristics: V _{CCA} = 1.2 V	40	11.2 Layout Example	
	6.7 Switching Characteristics: V _{CCA} = 1.5 V ± 0.1 V 7	12	Device and Documentation Support	
	6.8 Switching Characteristics: V _{CCA} = 1.8 V ± 0.15 V 8		12.1 Community Resources	
	6.9 Switching Characteristics: V _{CCA} = 2.5 V ± 0.2 V 8		12.2 Trademarks	
	6.10 Switching Characteristics: $V_{CCA} = 3.3 \text{ V} \pm 0.3 \text{ V} \dots 9$		12.3 Electrostatic Discharge Caution	
	6.11 Operating Characteristics		12.4 Glossary	17
7	6.12 Typical Characteristics	13	Mechanical, Packaging, and Orderable Information	17
	Revision History ges from Revision C (July 2015) to Revision D			Page
М	ade changes to Pin Configuration and Functions			1
han	ges from Revision B (June 2015) to Revision C			Page
re	ne Ordering Information table (formally on page 1) contained placed with the Package Option Addendum in Mechanical, Fidded to the device marking	Packag	ing, and Orderable Information. VC_ was	17
-				
han	ges from Revision A (May 2012) to Revision B			Page
Μ	dded Pin Configuration and Functions section, ESD Ratings lodes, Application and Implementation section, Power Supply and Documentation Support section, and Mechanical, Packaga	/ Reco	mmendations section, Layout section, Device	1



5 Pin Configuration and Functions





Pin Functions

	PIN	
NAME	NO. (UQFN)	DESCRIPTION
V _{CCA}	7	Supply Voltage A
V _{CCB}	6	Supply Voltage B
GND	3	Ground
A1	8	Output or input depending on state of DIR. Output level depends on V _{CCA} .
A2	9	Output or input depending on state of DIR. Output level depends on V _{CCA} .
B1	5	Output or input depending on state of DIR. Output level depends on V _{CCB} .
B2	4	Output or input depending on state of DIR. Output level depends on V _{CCB} .
DIR1,DIR2	10,1	Direction Pin, Connect to GND or to V _{CCA}
ŌĒ	2	Tri-state output-mode enables. Pull OE high to place all outputs in 3-state mode. Referenced to V _{CCA}



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT	
V_{CCA}	Supply voltage		-0.5	4.6	V	
		I/O ports (A port)	-0.5	4.6		
V_{I}	Input voltage (2)	I/O ports (B port)	-0.5	4.6	V	
		Control inputs	-0.5	4.6		
Vo	Voltage applied to any output in the high-impedance or power-off	A port	-0.5	4.6	V	
VO	state ⁽²⁾	B port	-0.5	4.6	V	
\/	(2) (3)	A port	-0.5	V _{CCA} + 0.5	V	
Vo	Voltage applied to any output in the high or low state (2) (3)	B port	-0.5	V _{CCB} + 0.5	V	
I _{IK}	Input clamp current	V _I < 0		-50	mA	
I _{OK}	Output clamp current	V _O < 0		-50	mA	
Io	Continuous output current			±50	mA	
	Continuous current through V _{CCA} , V _{CCB} , or GND			±100	mA	
TJ	Junction Temperature		-40	150	°C	
T _{stg}	Storage temperature range		-65	150	°C	

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	5000	
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	1500	V

⁽¹⁾ JEDEC document JEP155 states that 500 V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions (1) (2) (3)

			V _{CCI}	V _{cco}	MIN	MAX	UNIT
V_{CCA}	Supply voltage				1.2	3.6	V
V_{CCB}	Supply voltage				1.2	3.6	V
			1.2 V to 1.95 V		V _{CCI} × 0.65		
V _{IH} High-level input voltage		Data inputs ⁽¹⁾	1.95 V to 2.7 V		1.6		V
	input voltage		2.7 V to 3.6 V		2		
			1.2 V to 1.95 V			$V_{CCI} \times 0.35$	
V_{IL}	Low-level input voltage	Data inputs ⁽¹⁾	1.95 V to 2.7 V			0.7	V
	input voltage		1.2 V to 1.95 V V _{CCI} × 0.35				
			1.2 V to 1.95 V		V _{CCA} × 0.65		
V_{IH}	High-level input voltage	DIR (referenced to V _{CCA}) ⁽²⁾	1.95 V to 2.7 V		1.6		V
	input voltage	(ICICIOIICCA TO VCCA)	2.7 V to 3.6 V		2		

⁽¹⁾ V_{CCI} is the V_{CC} associated with the input port.

⁽²⁾ The input voltage and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

⁽³⁾ The output positive-voltage rating may be exceeded up to 4.6 V maximum if the output current rating is observed.

⁽²⁾ JEDEC document JEP157 states that 250 V CDM allows safe manufacturing with a standard ESD control process.

⁽²⁾ V_{CCO} is the V_{CC} associated with the output port.

⁽³⁾ All unused data inputs of the device must be held at V_{CCI} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



Recommended Operating Conditions⁽¹⁾ (2) (3) (continued)

			V _{CCI}	V _{cco}	MIN	MAX	UNIT	
			1.2 V to 1.95 V			$V_{CCA} \times 0.35$		
V_{IL}	Low-level input voltage	DIR (referenced to V _{CCA}) ⁽²⁾	1.95 V to 2.7 V			0.7	V	
	input voltage	(Totololloca to VCCA)	2.7 V to 3.6 V			0.8		
VI	Input voltage	·			0	3.6	V	
V	Output valtage	Active state			0	V_{CCO}	٧	
Vo	Output voltage	3-state			0	3.6	V	
				1.1 V to 1.2 V		-3		
				1.4 V to 1.6 V		-6		
I_{OH}	High-level output co	urrent		1.65 V to 1.95 V		-8	mA	
				2.3 V to 2.7 V		-9		
				3 V to 3.6 V		-12		
				1.1 V to 1.2 V		3		
				1.4 V to 1.6 V		6		
I_{OL}	Low-level output cu	irrent		1.65 V to 1.95 V		8	mA	
				2.3 V to 2.7 V		9		
				3 V to 3.6 V		12		
Δt/Δν	Input transition rise	or fall rate				5	ns/V	
T _A	Operating free-air to	emperature			-40	85	°C	

6.4 Thermal Information

		SN74AVC2T245	
	THERMAL METRIC ⁽¹⁾	RSW (UQFN)	UNIT
		10 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	109.1	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	57.9	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	57.0	°C/W
ΨЈТ	Junction-to-top characterization parameter	2.7	°C/W
ΨЈВ	Junction-to-board characterization parameter	57.0	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	18.4	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.



6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted) (1)(2)

DA	RAMETER	TEST CONDI	TIONS	V	V	T _A	= 25°C		-40°C to 8	5°C	UNIT	
PA	KAWETEK	TEST CONDI	IIONS	V _{CCA}	V _{CCB}	MIN	TYP	MAX	MIN	MAX	UNII	
		$I_{OH} = -100 \mu A$		1.2 V to 3.6 V	1.2 V to 3.6 V				V _{CCO} - 0.2			
		$I_{OH} = -3 \text{ mA}$		1.2 V	1.2 V		0.95					
.,		$I_{OH} = -6 \text{ mA}$., .,	1.4 V	1.4 V				1.05		.,	
V_{OH}		$I_{OH} = -8 \text{ mA}$	$V_I = V_{IH}$	1.65 V	1.65 V				1.2		V	
		I _{OH} = -9 mA		2.3 V	2.3 V				1.75			
		I _{OH} = -12 mA		3 V	3 V				2.3			
		I _{OL} = 100 μA		1.2 V to 3.6 V	1.2 V to 3.6 V					0.2		
		I _{OL} = 3 mA		1.2 V	1.2 V		0.25					
.,		I _{OL} = 6 mA	., .,	1.4 V	1.4 V					0.35	.,	
V_{OL}		I _{OL} = 8 mA	$V_I = V_{IL}$	1.65 V	1.65 V					0.45	V	
		I _{OL} = 9 mA		2.3 V	2.3 V					0.55		
		I _{OL} = 12 mA		3 V	3 V					0.7		
l _l	Control inputs	$V_I = V_{CCA}$ or GND		1.2 V to 3.6 V	1.2 V to 3.6 V		±0.025	±0.25		±1	μА	
	A D	V V - 0 1 - 0 0		0 V	0 V to 3.6 V		±0.1	±1		±5		
l _{off}	A or B port	V_I or $V_O = 0$ to 3.6	V	0 V to 3.6 V	0 V		±0.1	±1		±5	μΑ	
l _{OZ}	A or B port	$V_O = V_{CCO}$ or GND $V_I = V_{CCI}$ or GND,	OE = V _{IH}	3.6 V	3.6 V		±0.5	±2.5		±5	μА	
				1.2 V to 3.6 V	1.2 V to 3.6 V					8		
I_{CCA}		$V_I = V_{CCI}$ or GND,	I _O = 0	0 V	0 V to 3.6 V					-2	μΑ	
				0 V to 3.6 V	0 V					8		
				1.2 V to 3.6 V	1.2 V to 3.6 V					8		
I_{CCB}		$V_I = V_{CCI}$ or GND,	I _O = 0	0 V	0 V to 3.6 V					8	μΑ	
				0 V to 3.6 V	0 V					-2		
I _{CCA} +	+ I _{CCB}	$V_I = V_{CCI}$ or GND,	I _O = 0	1.2 V to 3.6 V	1.2 V to 3.6 V					16	μΑ	
C _i	Control inputs	V _I = 3.3 V or GND		3.3 V	3.3 V		3.5			4.5	pF	
Cio	A or B port	$V_O = 3.3 \text{ V or GND}$	1	3.3 V	3.3 V		6			7	pF	

 $[\]begin{array}{ll} \hbox{(1)} & V_{CCO} \text{ is the } V_{CC} \text{ associated with the output port.} \\ \hbox{(2)} & V_{CCI} \text{ is the } V_{CC} \text{ associated with the input port.} \end{array}$

Submit Documentation Feedback

Copyright © 2008–2016, Texas Instruments Incorporated



6.6 Switching Characteristics: $V_{CCA} = 1.2 \text{ V}$

over recommended operating free-air temperature range, $V_{CCA} = 1.2 \text{ V}$ (unless otherwise noted) (see Figure 3)

PARAMETER	FROM (INPUT)	TO (OUTBUT)	TO (OUTPUT)		V _{CCB} = 1.8 V ± 0.15 V	V _{CCB} = 2.5 V ± 0.2 V	V _{CCB} = 3.3 V ± 0.3 V	UNIT	
	(INPUT)	(001F01)	TYP	TYP	TYP	TYP	TYP		
t _{PLH}	А	В	2.5	2.1	1.9	1.9	1.9	no	
t _{PHL}	A	Б	2.5	2.1	1.9	1.9	1.9	ns	
t _{PLH}	В	۸	2.5	2.2	2	1.8	1.7	20	
t _{PHL}	Ь	А	2.5	2.2	2	1.8	1.7	ns	
t _{PZH}	ŌĒ	۸	3.8	3.1	2.7	2.6	3	ns	
t _{PZL}	OE	Α	3.8	3.1	2.7	2.6	3	113	
t _{PZH}	ŌĒ	В	3.7	3.7	3.7	3.7	3.7	20	
t _{PZL}	OE	Б	3.7	3.7	3.7	3.7	3.7	ns	
t _{PHZ}	ŌĒ	۸	4.4	3.6	3.5	3.3	4.1	20	
t _{PLZ}	OE .	А	4.4	3.6	3.5	3.3	4.1	ns	
t _{PHZ}	ŌĒ	В	4.2	4.2	4.3	4.1	4.2	20	
t _{PLZ}	OE	В	4.2	4.2	4.3	4.1	4.2	ns	

6.7 Switching Characteristics: $V_{CCA} = 1.5 \text{ V} \pm 0.1 \text{ V}$

over recommended operating free-air temperature range, V_{CCA} = 1.5 V ± 0.1 V (see Figure 3)

PARAMETER	FROM	TO (OUTPUT)	V _{CCB} = 1.2 V	V _{CCB} = ± 0.1		V _{CCB} = ± 0.1		V _{CCB} = ± 0.2		V _{CCB} = ± 0.		UNIT
	(INPUT)	(OUTPUT)	TYP	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	Α	В	2.2	0.3	4.4	0.2	3.9	0.1	3.6	0.1	3.9	
t _{PHL}	A	В	2.2	0.3	4.4	0.2	3.9	0.1	3.6	0.1	3.9	ns
t _{PLH}	В	Α	2	0.6	5.1	0.4	4.9	0.2	4.6	0.1	4.5	
t _{PHL}	В	A	2	0.6	5.1	0.4	4.9	0.2	4.6	0.1	4.5	ns
t _{PZH}	ŌĒ	А	3.4	1.1	7.1	0.9	6.2	0.7	5.5	0.1	6.4	no
t _{PZL}	OE	A	3.4	1.1	7.1	0.9	6.2	0.7	5.5	0.1	6.4	ns
t _{PZH}	ŌĒ	В	2.5	1.1	8.2	1.1	8.2	1.1	8.2	1.1	8.2	
t _{PZL}	OE	В	2.5	1.1	8.2	1.1	8.2	1.1	8.2	1.1	8.2	ns
t _{PHZ}	ŌĒ	^	4.1	1.2	7.1	0.8	6.7	0.4	5.6	1	74	
t _{PLZ}	OE	Α	4.1	1.2	7.1	0.8	6.7	0.4	5.6	1	7.4	ns
t _{PHZ}	ŌĒ	В	3.3	0.3	7.4	0.2	5.7	0.3	5.6	0.3	5.6	
t _{PLZ}	UE	В	3.3	0.3	7.4	0.2	5.7	0.3	5.6	0.3	5.6	ns



6.8 Switching Characteristics: $V_{CCA} = 1.8 \text{ V} \pm 0.15 \text{ V}$

over recommended operating free-air temperature range, $V_{CCA} = 1.8 \text{ V} \pm 0.15 \text{ V}$ (see Figure 3)

PARAMETER	FROM	TO (OUTPUT)				V _{CCB} = ± 0.2		V _{CCB} = ± 0.3		UNIT			
	(INPUT)	(OUTPUT)	TYP	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
t _{PLH}	А	В	2	0.1	4.1	0.1	3.6	0.1	3.1	0.1	3.3	no	
t _{PHL}	A	Б	2	0.1	4.1	0.1	3.6	0.1	3.1	0.1	3.3	ns	
t _{PLH}	В	۸	1.9	0.4	4.3	0.1	4.1	0.1	3.8	0.1	3.7	20	
t _{PHL}	В	В	Α	1.9	0.4	4.3	0.1	4.1	0.1	3.8	0.1	3.7	ns
t _{PZH}	ŌĒ	۸	3.2	0.8	6.7	0.4	5.8	0.4	4.8	0.3	4.6	20	
t _{PZL}	OE	OE A	3.2	0.8	6.7	0.4	5.8	0.4	4.8	0.3	4.6	ns	
t _{PZH}	ŌĒ	В	1.9	0.2	6.7	0.2	6.6	0.2	6.7	0.2	6.7	20	
t _{PZL}	OE	Б	1.9	0.2	6.7	0.2	6.6	0.2	6.7	0.2	6.7	ns	
t _{PHZ}	ŌĒ	Α	3.8	0.7	6.2	0.3	6.5	0.1	5.2	0.8	6.5	20	
t_{PLZ}	OE	A	3.8	0.7	6.2	0.3	6.5	0.1	5.2	0.8	6.5	ns	
t _{PHZ}	ŌĒ	В	3.4	0.1	6.8	0.1	6.8	0.1	6.7	0.1	6.7	no	
t _{PLZ}	OE .	D	3.4	0.1	6.8	0.1	6.8	0.1	6.7	0.1	6.7	ns	

6.9 Switching Characteristics: $V_{CCA} = 2.5 \text{ V} \pm 0.2 \text{ V}$

over recommended operating free-air temperature range, V_{CCA} = 2.5 V ± 0.2 V (see Figure 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CCB} = 1.2 V		= 1.5 V V _{CCB} = 1 0.1 V ± 0.15			V _{CCB} = 2.5 V ± 0.2 V		V _{CCB} = 3.3 V ± 0.3 V		UNIT
	(INPUT)		TYP	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	А	В	1.9	0.1	3.8	0.1	3.2	0.1	2.7	0.1	2.6	
t _{PHL}	A	В	1.9	0.1	3.8	0.1	3.2	0.1	2.7	0.1	2.6	ns
t _{PLH}	В	Α	1.8	0.5	3.4	0.2	3.1	0.1	2.8	0.1	2.6	no
t _{PHL}	ь	A	1.8	0.5	3.4	0.2	3.1	0.1	2.8	0.1	2.6	ns
t _{PZH}	ŌĒ	Α	3.1	0.7	6.2	0.5	5.2	0.3	4.1	0.3	3.6	ns
t _{PZL}	OE	^	3.1	0.7	6.2	0.5	5.2	0.3	4.1	0.3	3.6	115
t _{PZH}	ŌĒ	В	1.4	0.4	4.5	0.4	4.5	0.4	4.5	0.4	4.5	
t _{PZL}	OE	В	1.4	0.4	4.5	0.4	4.5	0.4	4.5	0.4	4.5	ns
t _{PHZ}	ŌĒ	Α	3.6	0.2	5.2	0.1	5.4	0.1	4.5	0.7	6	no
t _{PLZ}	OE .	A	3.6	0.2	5.2	0.1	5.4	0.1	4.5	0.7	6	ns
t _{PHZ}	ŌĒ	В	2.1	0.1	4.7	0.1	4.6	0.1	4.7	0.1	4.7	
t _{PLZ}	UE	В	2.1	0.1	4.7	0.1	4.6	0.1	4.7	0.1	4.7	ns

Submit Documentation Feedback

Copyright © 2008–2016, Texas Instruments Incorporated



6.10 Switching Characteristics: $V_{CCA} = 3.3 \text{ V} \pm 0.3 \text{ V}$

over recommended operating free-air temperature range, V_{CCA} = 3.3 V ± 0.3 V (see Figure 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CCB} = 1.2 V	$V_{CCB} = 1.2 \text{ V}$ $V_{CCB} = 1.5 \text{ V}$ $\pm 0.1 \text{ V}$		V _{CCB} = 1.8 V ± 0.15 V		V _{CCB} = 2.5 V ± 0.2 V		V _{CCB} = 3.3 V ± 0.3 V		UNIT
	(INPUT)	(001701)	TYP	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	А	В	1.8	0.1	3.6	0.1	3	0.1	2.6	0.1	2.4	2
t _{PHL}	A	Ь	1.8	0.1	3.6	0.1	3	0.1	2.6	0.1	2.4	ns
t _{PLH}	В	Α	1.9	0.5	3.4	0.2	2.9	0.1	2.5	0.1	2.3	
t _{PHL}	Ь	A	1.9	0.5	3.4	0.2	2.9	0.1	2.5	0.1	2.3	ns
t _{PZH}	ŌĒ	Α	3.1	0.9	5.9	0.5	5	0.3	3.8	0.3	3.3	
t _{PZL}	OE	A	3.1	0.9	5.9	0.5	5	0.3	3.8	0.3	3.3	ns
t _{PZH}	ŌĒ	В	1.2	0.4	3.6	0.4	3.6	0.4	3.6	0.4	3.6	
t _{PZL}	OE	В	1.2	0.4	3.6	0.4	3.6	0.4	3.6	0.4	3.6	ns
t _{PHZ}	ŌĒ	Α	3.4	0.1	4.6	0.1	4.7	0.3	4.8	0.7	4.5	
t _{PLZ}	OE	A	3.4	0.1	4.6	0.1	4.7	0.3	4.8	0.7	4.5	ns
t _{PHZ}	ŌĒ	В	2.9	0.1	5.4	0.1	5.3	0.1	5.3	0.1	5.3	20
t _{PLZ}	OE .	Б	2.9	0.1	5.4	0.1	5.3	0.1	5.3	0.1	5.3	ns

6.11 Operating Characteristics


 $T_{\Lambda} = 25^{\circ}C$

$I_A = 25^{\circ}$	<u> </u>								
P	PARAMETER		TEST CONDITIONS			V _{CCA} = V _{CCB} = 1.8 V	V _{CCA} = V _{CCB} = 2.5 V	$V_{CCA} = V_{CCB} = 3.3 \text{ V}$	UNIT
			CONDITIONS	TYP	TYP	TYP	TYP	TYP	
C _{pdA} (1)	A to B	Outputs enabled		3	3	3	3	4	
		Outputs disabled	$C_L = 0,$ f = 10 MHz,	1	1	1	2	2	pF
	B to A	Outputs enabled	$t_r = t_f = 1 \text{ ns}$	12	13	13	15	15	рг
		Outputs disabled		1	2	2	2	2	
	A to B	Outputs enabled		12	13	13	14	16	
C _{pdB} ⁽¹⁾		Outputs disabled	$C_L = 0,$ f = 10 MHz,	1	2	2	2	2	pF
□pdB \ /		Outputs enabled	$t_r = t_f = 1 \text{ ns}$	3	3	3	4	4	þΓ
	B to A	Outputs disabled		1	1	1	2	2	

⁽¹⁾ Power dissipation capacitance per transceiver. Refer to the TI application report, CMOS Power Consumption and Cpd Calculation, SCAA035




6.12 Typical Characteristics



VCCA




7 Parameter Measurement Information




TEST	S1
t _{pd}	Open
t _{PLZ} /t _{PZL}	2 · V _{CCO}
t _{PHZ} /t _{PZH}	GND

V _{cco}	CL	R _L	V _{TP}
1.2 V	15 pF	2 k Ω	0.1 V
1.5 V \pm 0.1 V	15 pF	2 k Ω	0.1 V
1.8 V \pm 0.15 V	15 pF	2 k Ω	0.15 V
2.5 V \pm 0.2 V	15 pF	2 k Ω	0.15 V
3.3 V \pm 0.3 V	15 pF	2 k Ω	0.3 V



V_{CCA}/2

V_{CCA}/2



Output Control

(low-level

NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR 10 MHz, $Z_0 = 50 \Omega$, $dv/dt \ge 1 V/ns$.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLH} and t_{PHL} are the same as t_{pd} .
- F. V_{CCI} is the V_{CC} associated with the input port.
- G. V_{CCO} is the V_{CC} associated with the output port.

Figure 3. Load and Circuit and Voltage Waveforms

Submit Documentation Feedback

8 Detailed Description

8.1 Overview

The SN74AVC2T245 <u>is a dual-bit</u>, dual-supply noninverting bidirectional voltage level translation. Pins A and control pins (DIR and \overline{OE}) are supported by V_{CCA} and pins B are supported by V_{CCB} . The A port can accept I/O voltages ranging from 1.2 V to 3.6 V, while the B port can accept I/O voltages from 1.2 V to 3.6 V. A <u>high</u> on DIR allows data <u>transmission</u> from A to B and a low on DIR allows data transmission from B to A when \overline{OE} is set to low. When \overline{OE} is set to high, both A and B are in the high-impedance state.

This device is fully specified for partial-power-down applications using off output current (I_{off}).

The V_{CC} isolation feature ensures that if either V_{CC} input is at GND, both ports are put in a high-impedance state.

8.2 Functional Block Diagram




Figure 4. Logic Diagram (Positive Logic)

8.3 Feature Description

8.3.1 Fully Configurable Dual-Rail Design Allows Each Port to Operate Over the Full 1.2 V to 3.6 V Power-Supply Range

Both V_{CCA} and V_{CCB} can be supplied at any voltage from 1.2 V to 3.6 V making the device suitable for translating between any of the low voltage nodes (1.2 V, 1.8 V, 2.5 V, and 3.3 V).

8.3.2 Partial-Power-Down Mode Operation

This device is fully specified for partial-power-down applications using off output current (I_{off}). The I_{off} circuitry will prevent backflow current by disabling I/O output circuits when device is in partial power-down mode.

8.3.3 V_{CC} Isolation

The V_{CC} isolation feature ensures that if either V_{CCA} or V_{CCB} are at GND, both ports will be in a high-impedance state (I_{OZ}). This prevents false logic levels from being presented to either bus.

Submit Documentation Feedback



8.4 Device Functional Modes

The SN74AVC2T245 is a voltage level translator that can operate from 1.2 V to 3.6 V (V_{CCB}) and 1.2 V to 3.6 V (V_{CCB}). The signal translation requires direction control and output enable control. The table below enlists the operation of the part for the respective states of the control inputs.

Table 1. Function Table⁽¹⁾ (Each Transceiver)

CONTRO	L INPUTS	OUTPUT	CIRCUITS	OPERATION		
ŌĒ	DIR1	A PORT	B PORT			
L	L	Enabled	Hi-Z	B data to A data		
L	Н	Hi-Z	Enabled	A data to B data		
Н	Χ	Hi-Z	Hi-Z	Isolation		

(1) Input circuits of the data I/Os are always active.



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The SN74AVC2T45 is used to shift IO voltage levels from one voltage domain to another. Bus A and bus B have independent power supplies, and a direction pin is used to control the direction of data flow. Unused data ports must not be floating; tie the unused port input and output to ground directly.

9.1.1 Enable Times

Calculate the enable times for the SN74AVC16T45 using the following formulas:

$$t_{PZH} (DIR to A) = t_{PLZ} (DIR to B) + t_{PLH} (B to A)$$
(1)

$$t_{PZL}$$
 (DIR to A) = t_{PHZ} (DIR to B) + t_{PHL} (B to A) (2)

$$t_{PZH} (DIR to B) = t_{PLZ} (DIR to A) + t_{PLH} (A to B)$$
(3)

$$t_{PZL} (DIR to B) = t_{PHZ} (DIR to A) + t_{PHL} (A to B)$$
(4)

In a bidirectional application, these enable times provide the maximum delay from the time the DIR bit is switched until an output is expected. For example, if the SN74AVC2T245 initially is transmitting from A to B, then the DIR bit is switched; the B port of the device must be disabled before presenting it with an input. After the B port has been disabled, an input signal applied to it appears on the corresponding A port after the specified propagation delay.

9.2 Typical Application




Figure 5. Typical Application of the SN74AVC2T245

9.2.1 Design Requirements

This device uses drivers which are enabled depending on the state of the DIR pin. The designer must know the intended flow of data and take care not to violate any of the high or low logic levels. Unused data inputs must not be floating, as this can cause excessive internal leakage on the input CMOS structure. Tie any unused input and output ports directly to ground.

For this design example, use the parameters listed in Table 2.

Submit Documentation Feedback

Copyright © 2008–2016, Texas Instruments Incorporated



Table 2. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
Input voltage range	1.2 V to 3.6 V
Output voltage range	1.2 V to 3.6 V

9.2.2 Detailed Design Procedure

To begin the design process, determine the following:

9.2.2.1 Input Voltage Ranges

Use the supply voltage of the device that is driving the SN74AVC2T245 device to determine the input voltage range. For a valid logic high the value must exceed the V_{IH} of the input port. For a valid logic low the value must be less than the V_{IL} of the input port.

9.2.2.2 Output Voltage Range

Use the supply voltage of the device that the SN74AVC2T245 device is driving to determine the output voltage range.

9.2.3 Application Curves




Figure 6. 3.3 V to 1.8 V Level-Shifting With 1-MHz Square Wave

D001



10 Power Supply Recommendations

The SN74AVC2T245 device uses two separate configurable power-supply rails, V_{CCA} and V_{CCB} . V_{CCA} accepts any supply voltage from 1.2 V to 3.6 V and V_{CCB} accepts any supply voltage from 1.2 V to 3.6 V. The A port and B port are designed to track V_{CCA} and V_{CCB} respectively allowing for low-voltage bidirectional translation between any of the 1.2 V, 1.5 V, 1.8 V, 2.5 V, 3.3 V and 5 V voltage nodes.

11 Layout

11.1 Layout Guidelines

To ensure reliability of the device, following common printed-circuit-board layout guidelines is recommended.

- · Bypass capacitors should be used on power supplies.
- Short trace lengths should be used to avoid excessive loading.
- Placing pads on the signal paths for loading capacitors or pullup resistors to help adjust rise and fall times of signals depending on the system requirements.

11.2 Layout Example






Figure 7. Recommended Layout Example

Submit Documentation Feedback

Copyright © 2008–2016, Texas Instruments Incorporated



12 Device and Documentation Support

12.1 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.2 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

12.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGE OPTION ADDENDUM

6-Feb-2020

PACKAGING INFORMATION

www.ti.com

Orderable Device S	Status	Package Type	_	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
SN74AVC2T245RSWR A	ACTIVE	UQFN	RSW	10	3000	Green (RoHS & no Sb/Br)	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	(TQ7, TQO, TQR, TQ V) (TQH, TQJ, TQY) (VCH, VCO) (VCJ, VCR)	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.






6-Feb-2020

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2020

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

All differsions are nominal													
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant	
SN74AVC2T245RSWR	UQFN	RSW	10	3000	180.0	9.5	1.6	2.0	8.0	4.0	8.0	Q1	
SN74AVC2T245RSWR	UQFN	RSW	10	3000	180.0	8.4	1.59	2.09	0.72	4.0	8.0	Q1	
SN74AVC2T245RSWR	UQFN	RSW	10	3000	180.0	9.5	1.6	2.0	4.0	4.0	8.0	Q1	
SN74AVC2T245RSWR	UQFN	RSW	10	3000	179.0	8.4	1.7	2.1	0.7	4.0	8.0	Q1	

www.ti.com 24-Jul-2020




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AVC2T245RSWR	UQFN	RSW	10	3000	189.0	185.0	36.0
SN74AVC2T245RSWR	UQFN	RSW	10	3000	202.0	201.0	28.0
SN74AVC2T245RSWR	UQFN	RSW	10	3000	184.0	184.0	19.0
SN74AVC2T245RSWR	UQFN	RSW	10	3000	203.0	203.0	35.0



PLASTIC QUAD FLATPACK - NO LEAD



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This package complies to JEDEC MO-288 variation UDEE, except minimum package height.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated