- **Member of the Texas Instruments** Widebus™ Family
- **UBT** ™ Transceiver Combines D-Type Latches and D-Type Flip-Flops for Operation in Transparent, Latched, or **Clocked Mode**
- Operates From 1.65 V to 3.6 V
- Max tpd of 4.4 ns at 3.3 V
- ±24-mA Output Drive at 3.3 V
- **Simultaneously Generates and Checks Parity**
- **Option to Select Generate Parity and Check** or Feed-Through Data/Parity in A-to-B or **B-to-A Directions**
- **Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown** Resistors
- Latch-Up Performance Exceeds 250 mA Per **JESD 17**
- **ESD Protection Exceeds JESD 22**
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)

description/ordering information

This 18-bit (dual-octal) noninverting registered transceiver is designed for 1.65-V to 3.6-V V_{CC} operation.

The SN74ALVCH16901 is a dual 9-bit to dual 9-bit parity transceiver with registers. The device can operate as a feed-through transceiver or it can generate/check parity from the two 8-bit data buses in either direction.

The SN74ALVCH16901 features independent clock (CLKAB or CLKBA), latch-enable (LEAB or

LEBA), and dual 9-bit clock-enable (CLKENAB or CLKENBA) inputs. It also provides parity-enable (SEL) and parity-select (ODD/EVEN) inputs and separate error-signal (ERRA or ERRB) outputs for checking parity. The direction of data flow is controlled by OEAB and OEBA. When SEL is low, the parity functions are enabled. When SEL is high, the parity functions are disabled, and the device acts as an 18-bit registered transceiver.

DGG PACKAGE (TOP VIEW)

		U		
1CLKENAB	1		64	1CLKENBA
LEAB [2		63	LEBA
CLKAB [3		62] CLKBA
1ERRA	4		61	1ERRB
1APAR [5		60] 1BPAR
GND [6		59] GND
1A1 [7		58] 1B1
1A2 [8		57] 1B2
1A3 [9		56] 1B3
v _{cc} [10		55] v _{cc}
1A4 [11		54] 1B4
1A5 [12		53] 1B5
1A6 [13		52] 1B6
GND [14		51] GND
1A7 [15		50] 1B7
1A8 [16		49] 1B8
2A1 [17		48] 2B1
2A2 [18		47] 2B2
GND [19		46] GND
2A3 [20		45] 2B3
2A4 [21		44] 2B4
2A5 [22		43] 2B5
v _{cc} [23		42] v _{cc}
2A6 [24		41] 2B6
2A7 [25		40] 2B7
2A8 [26		39] 2B8
GND [27		38] GND
2APAR [28		37] 2BPAR
2ERRA	29		36	2ERRB
OEAB [30		35	OEBA
SEL [31		34	ODD/EVEN
2CLKENAB	32		33	2CLKENBA

ORDERING INFORMATION

TA	PACKAGE [†]		ORDERABLE PART NUMBER	TOP-SIDE MARKING	
-40°C to 85°C	TSSOP – DGG	Tape and reel	SN74ALVCH16901DGGR	ALVCH16901	

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus and UBT are trademarks of Texas Instruments

description/ordering information (continued)

To ensure the high-impedance state during power up or power down, $\overline{\text{OE}}$ should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The A and B I/Os and APAR and BPAR inputs have bus-hold circuitry. Active bus-hold circuitry holds unused or undriven data inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

Function Tables

FUNCTION†

	INPUTS							
CLKENAB	OEAB	LEAB	CLKAB	Α	В			
Х	Н	Χ	Х	Χ	Z			
Х	L	Н	Χ	L	L			
Х	L	Н	Χ	Н	Н			
Н	L	L	Χ	Χ	в ₀ ‡			
L	L	L	\uparrow	L	L			
L	L	L	\uparrow	Н	Н			
L	L	L	L	Χ	в ₀ ‡			
L	L	L	Н	Χ	В ₀ §			

[†] A-to-B data flow is shown; B-to-A flow is similar, but uses $\overline{\text{OEBA}}$, LEBA, and $\overline{\text{CLKENBA}}$.

PARITY ENABLE

	INPUTS		OPERATION OF	FUNCTION					
SEL	OEBA	OEAB	OPERATION OR FUNCTION						
L	Н	L	Parity is checked on port A a	nd is generated on port B.					
L	L	Н	Parity is checked on port B a	nd is generated on port A.					
L	Н	Н	Parity is checked on port B and port A.						
L	L	L	Parity is generated on port A ar	nd B if device is in FF mode.					
Н	L	L		Q _A data to B, Q _B data to A					
Н	L	Н	Parity functions are disabled;	Q _B data to A					
Н	Н	L	device acts as a standard 18-bit registered transceiver.	Q _A data to B					
Н	Н	Н		Isolation					



[‡] Output level before the indicated steady-state input conditions were established

[§] Output level before the indicated steady-state input conditions were established, provided that CLKAB was low before LEAB went low

Function Tables (Continued)


PARITY

	INPUTS							OUTI	PUTS		
SEL	OEBA	OEAB	ODD/EVEN	Σ OF INPUTS A1-A8 = H	Σ OF INPUTS B1-B8 = H	APAR	BPAR	APAR	ERRA	BPAR	ERRB
L	Н	L	L	0, 2, 4, 6, 8	N/A	L	N/A	N/A	Н	L	Z
L	Н	L	L	1, 3, 5, 7	N/A	L	N/A	N/A	L	Н	Z
L	Н	L	L	0, 2, 4, 6, 8	N/A	Н	N/A	N/A	L	L	Z
L	Н	L	L	1, 3, 5, 7	N/A	Н	N/A	N/A	Н	Н	Z
L	L	Н	L	N/A	0, 2, 4, 6, 8	N/A	L	L	Z	N/A	Н
L	L	Н	L	N/A	1, 3, 5, 7	N/A	L	Н	Z	N/A	L
L	L	Н	L	N/A	0, 2, 4, 6, 8	N/A	Н	L	Z	N/A	L
L	L	Н	L	N/A	1, 3, 5, 7	N/A	Н	Н	Z	N/A	Н
L	Н	L	Н	0, 2, 4, 6, 8	N/A	L	N/A	N/A	L	Н	Z
L	Н	L	Н	1, 3, 5, 7	N/A	L	N/A	N/A	Н	L	Z
L	Н	L	Н	0, 2, 4, 6, 8	N/A	Н	N/A	N/A	Н	Н	Z
L	Н	L	Н	1, 3, 5, 7	N/A	Н	N/A	N/A	L	L	Z
L	L	Н	Н	N/A	0, 2, 4, 6, 8	N/A	L	Н	Z	N/A	L
L	L	Н	Н	N/A	1, 3, 5, 7	N/A	L	L	Z	N/A	Н
L	L	Н	Н	N/A	0, 2, 4, 6, 8	N/A	Н	Н	Z	N/A	Н
L	L	Н	Н	N/A	1, 3, 5, 7	N/A	Н	L	Z	N/A	L
L	Н	Н	L	0, 2, 4, 6, 8	0, 2, 4, 6, 8	L	L	Z	Н	Z	Н
L	Н	Н	L	1, 3, 5, 7	1, 3, 5, 7	L	L	Z	L	Z	L
L	Н	Н	L	0, 2, 4, 6, 8	0, 2, 4, 6, 8	Н	Н	Z	L	Z	L
L	Н	Н	L	1, 3, 5, 7	1, 3, 5, 7	Н	Н	Z	Н	Z	Н
L	Н	Н	Н	0, 2, 4, 6, 8	0, 2, 4, 6, 8	L	L	Z	L	Z	L
L	Н	Н	Н	1, 3, 5, 7	1, 3, 5, 7	L	L	Z	Н	Z	Н
L	Н	Н	Н	0, 2, 4, 6, 8	0, 2, 4, 6, 8	Н	Н	Z	Н	Z	Н
L	Н	Н	Н	1, 3, 5, 7	1, 3, 5, 7	Н	Н	Z	L	Z	L
L	L	L	L	N/A	N/A	N/A	N/A	PE†	Z	PE†	Z
L	L	L	Н	N/A	N/A	N/A	N/A	PO [‡]	Z	PO [‡]	Z

[†] Parity output is set to the level so that the specific bus side is set to even parity.

[‡] Parity output is set to the level so that the specific bus side is set to odd parity.

functional block diagram



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, V _{CC}	–0.5 V to 4.6 V
Input voltage range, V _I : Except I/O ports (see Note 1)	0.5 V to 4.6 V
I/O ports (see Notes 1 and 2	
Output voltage range, VO (see Notes 1 and 2)	
Input clamp current, I _{IK} (V _I < 0)	–50 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Continuous output current, IO	±50 mA
Continuous current through each V _{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3)	55°C/W
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed..
 - 2. This value is limited to 4.6 V maximum.
 - 3. The package thermal impedance is calculated in accordance with JESD 51-7.



SN74ALVCH16901 18-BIT UNIVERSAL BUS TRANSCEIVER WITH PARITY GENERATORS/CHECKERS SCES010F - JULY 1995 - REVISED SEPTEMBER 2004

recommended operating conditions (see Note 4)

			MIN	MAX	UNIT	
Vcc	Supply voltage		1.65	3.6	V	
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$	0.65 × V _{CC}			
\vee_{IH}	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		V	
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2			
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$		0.35 × V _{CC}		
VIL	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	V	
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8		
٧ _I	Input voltage		0	VCC	V	
Vo	Output voltage		0	Vcc	V	
		V _{CC} = 1.65 V		-4	mA	
	High-level output current	V _{CC} = 2.3 V		-12		
ЮН		$V_{CC} = 2.7 \text{ V}$		-12		
		V _{CC} = 3 V		-24		
		V _{CC} = 1.65 V		4		
	Lave lavel and out assessed	V _{CC} = 2.3 V		12	4	
lOL	Low-level output current	V _{CC} = 2.7 V		12	mA	
		V _{CC} = 3 V		24		
Δt/Δν	Input transition rise or fall rate			10	ns/V	
TA	Operating free-air temperature		-40	85	°C	

NOTE 4: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

SN74ALVCH16901 18-BIT UNIVERSAL BUS TRANSCEIVER WITH PARITY GENERATORS/CHECKERS

SCES010F - JULY 1995 - REVISED SEPTEMBER 2004

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PAR	AMETER	TEST CONDITIONS	vcc	MIN	TYP [†]	MAX	UNIT
		$I_{OH} = -100 \mu\text{A}$	1.65 V to 3.6 V	V _{CC} - 0.2	2		
		$I_{OH} = -4 \text{ mA}$	1.65 V	1.2			
		$I_{OH} = -6 \text{ mA}$	2.3 V	2			
VOH			2.3 V	1.7			V
		$I_{OH} = -12 \text{ mA}$	2.7 V	2.2			
			3 V	2.4			
		$I_{OH} = -24 \text{ mA}$	3 V	2			
		$I_{OL} = 100 \mu\text{A}$	1.65 V to 3.6 V			0.2	
		$I_{OL} = 4 \text{ mA}$	1.65 V			0.45	
.,		$I_{OL} = 6 \text{ mA}$	2.3 V			0.4	V
VOL		1 40 4	2.3 V			0.7	V
		I _{OL} = 12 mA	2.7 V			0.4	
		$I_{OL} = 24 \text{ mA}$	3 V			0.55	
II		$V_I = V_{CC}$ or GND	3.6 V			±5	μΑ
		$V_{I} = 0.58 \text{ V}$	1.65 V	25			
		V _I = 1.07 V	1.65 V	-25			
		$V_I = 0.7 V$	2.3 V	45			
l _l (hold)		$V_{I} = 1.7 \text{ V}$	2.3 V	-45			μΑ
		$V_{I} = 0.8 V$	3 V	75			
		V _I = 2 V	3 V	-75			
		$V_{I} = 0 \text{ to } 3.6 \text{ V}^{\ddagger}$	3.6 V			±500	
loz§		$V_O = V_{CC}$ or GND	3.6 V			±10	μΑ
Icc		$V_I = V_{CC}$ or GND, $I_O = 0$	3.6 V			40	μΑ
ΔlCC		One input at V_{CC} – 0.6 V, Other inputs at V_{CC} or GND	3 V to 3.6 V			750	μΑ
	Control inputs	$V_I = V_{CC}$ or GND	3.3 V		3		pF
C _{io}	A or B ports	$V_O = V_{CC}$ or GND	3.3 V		7.5		pF
Co	ERR ports	$V_O = V_{CC}$ or GND	3.3 V		6		pF

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

[‡] This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

 $[\]mbox{\$}$ For I/O ports, the parameter $\mbox{I}_{\mbox{\scriptsize OZ}}$ includes the input leakage current.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

			VCC =	1.8 V	V _{CC} =		VCC =	2.7 V	V _{CC} =		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
fclock	f _{clock} Clock frequency			†		125		125		125	MHz
	Pulse	CLK↑	†		3		3		3		
t _W	duration	LE high	†		3		3		3		ns
		A, APAR or B, BPAR before CLK↑	†		1.9		2		1.7		
t _{su}	Setup time	CLKEN before CLK↑	†		2.1		2.1		1.7		ns
		A, APAR or B, BPAR before LE↓	†		1.4		1.3		1.2		
		A, APAR or B, BPAR after CLK↑	†		0.4		0.4		0.5		
th	Hold time	CLKEN after CLK↑	†		0.5		0.5		0.7		ns
		A, APAR or B, BPAR after LE↓	†		0.9	·	1.1		0.9		

[†]This information was not available at the time of publication.

SN74ALVCH16901 18-BIT UNIVERSAL BUS TRANSCEIVER WITH PARITY GENERATORS/CHECKERS SCES010F – JULY 1995 – REVISED SEPTEMBER 2004

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	TO (OUTPUT)	VCC =	1.8 V	V _{CC} =		VCC =	2.7 V	V _{CC} = 3.3 V ± 0.3 V		UNIT
	(INPUT)	(001P01)	MIN	TYP	MIN	MAX	MIN	MAX	MIN	MAX	
fmax			†		125		125		125		MHz
	A D	B or A		†	1	5.2		4.8	1	4.4	
	A or B	BPAR or APAR		†	2	8.9		7.6	2	6.7	
	APAR or BPAR	BPAR or APAR		†	1	5.7		5.2	1	4.7	
	APAR OI BPAR	ERRA or ERRB		†	2	9.7		8.7	2	7.5	
	ODD/EVEN	ERRA or ERRB		†	1.5	8.7		7.9	1.5	6.8	
		BPAR or APAR		†	1.5	8.3		7.6	1.5	6.5	
	SEL	BPAR or APAR		†	1	6.1		5.9	1	5.1	
		A or B		†	1	6.4		5.8	1	5.1	
^t pd	CLKAB or CLKBA	BPAR or APAR parity feed through		†	1.5	7.1		6.3	1.5	5.6	ns
		BPAR or APAR parity generated		†	2.5	10.2		8.7	2	7.7	
		ERRA or ERRB		†	2.5	10.5		8.9	2	7.9	
		A or B		†	1	6		5.5	1	4.8	
		BPAR or APAR parity feed through		†	1.5	6.7		6	1.5	5.3	
	LEAB or LEBA	BPAR or APAR parity generated		†	2.5	9.8		8.3	2	7.4	
		ERRA or ERRB		†	2.5	9.9		8.5	2	7.5	
t _{en}	OEAB or OEBA	B, BPAR or A, APAR		†	1.4	6.3		6.1	1	5.3	ns
^t dis	OEAB or OEBA	B, BPAR or A, APAR		†	1.3	6.1		5.2	1.5	4.9	ns
t _{en}	OEAB or OEBA	ERRA or ERRB		†	1.4	6.2		5.5	1	4.9	ns
t _{dis}	OEAB or OEBA	ERRA or ERRB		†	1.3	7.3		6.5	1	5.7	ns
t _{en}	SEL	ERRA or ERRB		†	1.4	6.7		6.5	1	5.5	ns
t _{dis}	SEL	ERRA or ERRB		†	1.3	6.4		5.4	1.5	4.9	ns

 $[\]ensuremath{^{\dagger}}$ This information was not available at the time of publication.


operating characteristics, $T_A = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS	V _{CC} = 1.8 V	V _{CC} = 2.5 V	VCC = 3.3 V	LINUT		
PARAMETER			TEST CONDITIONS	TYP	TYP	TYP	UNIT	
	Power dissipation	Outputs enabled	0 50 5 (4014)	†	22	27	1	
C _{pd}	capacitance	Outputs disabled	$C_L = 50 \text{ pF}, f = 10 \text{ MHz}$	†	5	8	pF	

[†] This information was not available at the time of publication.




PARAMETER MEASUREMENT INFORMATION



TEST	S 1
^t pd	Open
^t PLZ ^{/t} PZL	V _{LOAD}
^t PHZ ^{/t} PZH	GND

LOAD CIRCUIT

V	IN	PUT	V	V	Ć.	6	V	
VCC	٧ _I	t _r /t _f	VΜ	VLOAD	CL	R_L	$v_{\scriptscriptstyle\Delta}$	
1.8 V	VCC	≤2 ns	V _{CC} /2	2×V _{CC}	30 pF	1 k Ω	0.15 V	
2.5 V \pm 0.2 V	VCC	≤ 2 ns	V _{CC} /2	2×VCC	30 pF	500 Ω	0.15 V	
2.7 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V	
3 V ± 0.3 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V	



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_{O} = 50 \Omega$.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. tpLZ and tpHZ are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tplH and tpHL are the same as tpd.
- H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms





PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
SN74ALVCH16901DGGR	ACTIVE	TSSOP	DGG	64	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVCH16901	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION


www.ti.com 14-Jul-2012

TAPE AND REEL INFORMATION

REEL DIMENSIONS



TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

TAPE AND REEL INFORMATION

*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74ALVCH16901DGGR	TSSOP	DGG	64	2000	330.0	24.4	8.4	17.3	1.7	12.0	24.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 14-Jul-2012



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74ALVCH16901DGGR	TSSOP	DGG	64	2000	367.0	367.0	45.0

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated