


# 8-BIT PARALLEL-TO-SERIAL SHIFT REGISTER

The SN54/74LS165 is an 8-bit parallel load or serial-in register with complementary outputs available from the <u>last</u> stage. Parallel inputing occurs asynchronously when the Parallel Load (PL) input is LOW. With PL HIGH, serial shifting occurs on the rising edge of the clock; new data enters via the Serial Data (DS) input. The 2-input OR clock can be used to combine two independent clock sources, or one input can act as an active LOW clock enable.

### **CONNECTION DIAGRAM DIP (TOP VIEW)**



NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

#### **PIN NAMES** LOADING (Note a) HIGH LOW 0.5 U.L. 0.25 U.L. CP<sub>1</sub>, CP<sub>2</sub> Clock (LOW-to-HIGH Going Edge) Inputs 0.5 U.L. DS Serial Data Input 0.25 U.L. PLAsynchronous Parallel Load (Active LOW) 1.5 U.L. 0.75 U.L. Input Parallel Data Inputs $P_0 - P_7$ 0.5 U.L. 0.25 U.L. Serial Output from Last State (Note b) 5 (2.5) U.L. 10 U.L. $Q_7$ $Q_7$ Complementary Output (Note b) 10 U.L. 5 (2.5) U.L.

#### NOTES:

- a) 1 TTL Unit Load (U.L.) =  $40 \mu A HIGH/1.6 mA LOW$ .
- b) The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.

### **TRUTH TABLE**

PL	C	P	CONTENTS							RESPONSE		
	1	2	$Q_0$	Q <sub>1</sub>	Q <sub>2</sub>	Q <sub>3</sub>	Q <sub>4</sub>	Q <sub>5</sub>	Q <sub>6</sub>	Q <sub>7</sub>	RESPONSE	
L	Х	Х	P <sub>0</sub>	P <sub>1</sub>	P <sub>2</sub>	P <sub>3</sub>	P <sub>4</sub>	P <sub>5</sub>	P <sub>6</sub>	P <sub>7</sub>	Parallel Entry	
Н	L		DS	$Q_0$	$Q_1$	$Q_2$	Q <sub>3</sub>	$Q_4$	Q <sub>5</sub>	$Q_6$	Right Shift	
Н	Н		$Q_0$	Q <sub>1</sub>	$Q_2$	Q <sub>3</sub>	Q <sub>4</sub>	Q <sub>5</sub>	Q <sub>6</sub>	Q <sub>7</sub>	No Change	
Н		L	$D_{S}$	$Q_0$	$Q_1$	$Q_2$	$Q_3$	$Q_4$	$Q_5$	$Q_6$	Right Shift	
Н		Н	$Q_0$	$Q_1$	$Q_2$	$Q_3$	$Q_4$	$Q_5$	$Q_6$	$Q_7$	No Change	

H = HIGH Voltage Level


L = LOW Voltage Level


X = Immaterial

## SN54/74LS165


# 8-BIT PARALLEL-TO-SERIAL SHIFT REGISTER

LOW POWER SCHOTTKY





### SN54/74LS165



### **FUNCTIONAL DESCRIPTION**

The SN54/74LS165 contains eight clocked master/slave RS flip-flops connected as a shift register, with auxiliary gating to provide overriding asynchronous parallel entry. Parallel data enters when the PL signal is LOW. The parallel data can change while PL is LOW, provided that the recommended setup and hold times are observed.

For clock operation, PL must be HIGH. The two clock inputs perform identically; one can be used as a clock inhibit by

applying a HIGH signal. To avoid double clocking, however, the inhibit signal should only go HIGH while the clock is HIGH. Otherwise, the rising inhibit signal will cause the same response as a rising clock edge. The flip-flops are edge-triggered for serial operations. The serial input data can change at any time, provided only that the recommended setup and hold times are observed, with respect to the rising edge of the clock.

### **GUARANTEED OPERATING RANGES**

Symbol	Parameter		Min	Тур	Max	Unit
VCC	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
T <sub>A</sub>	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54, 74			-0.4	mA
lOL	Output Current — Low	54 74			4.0 8.0	mA

## SN54/74LS165

### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

				Limits				
Symbol	Parameter		Min	Тур	Max	Unit	Test Conditions	
VIH	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs	
\/	Input LOW Voltage	54			0.7	V	Guaranteed Input	LOW Voltage for
VIL	Input LOW Voltage	74			0.8	V .	All Inputs	
٧ıK	Input Clamp Diode Voltage			-0.65	-1.5	V	V <sub>CC</sub> = MIN, I <sub>IN</sub> =	: –18 mA
Vari	V <sub>OH</sub> Output HIGH Voltage		2.5	3.5		V	V <sub>CC</sub> = MIN, I <sub>OH</sub> = MAX, V <sub>IN</sub> = V <sub>IH</sub>	
VOH			2.7	3.5		V	or V <sub>IL</sub> per Truth T	āble
Voi	Output I OW Valtage			0.25	0.4	V	$I_{OL} = 4.0 \text{ mA}$ $V_{CC} = V_{CC} \text{ MIN},$ $V_{IN} = V_{IL} \text{ or } V_{IH}$	
VOL	Output LOW Voltage	74		0.35	0.5	٧	I <sub>OL</sub> = 8.0 mA	per Truth Table
<sup>1</sup> ІН	Input HIGH Current Other Inputs PL Input				20 60	μА	V <sub>CC</sub> = MAX, V <sub>IN</sub>	= 2.7 V
	Other Inputs PL Input				0.1 0.3	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub>	= 7.0 V
IIL	Input LOW Current Other Inputs PL Input				-0.4 -1.2	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 0.4 V	
los	Short Circuit Current (Note 1)				-100	mA	V <sub>CC</sub> = MAX	
Icc	ICC Power Supply Current				36	mA	V <sub>CC</sub> = MAX	

Note 1: Not more than one output should be shorted at a time, nor for more than 1 second.

### AC CHARACTERISTICS $(T_A = 25^{\circ}C)$

		Limits				
Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
fMAX	Maximum Input Clock Frequency	25	35		MHz	
tPLH tPHL	Propagation Delay PL to Output		22 22	35 35	ns	
tPLH tPHL	Propagation Delay Clock to Output		27 28	40 40	ns	V <sub>CC</sub> = 5.0 V C <sub>L</sub> = 15 pF
tPLH tPHL	Propagation Delay P <sub>7</sub> to Q <sub>7</sub>		14 21	25 30	ns	
tPLH tPHL	Propagation Delay P <sub>7</sub> to Q <sub>7</sub>		21 16	30 25	ns	

### SN54/74LS165

### AC SETUP REQUIREMENTS ( $T_A = 25^{\circ}C$ )

		Limits				
Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
tw	CP Clock Pulse Width	25			ns	
tw	PL Pulse Width	15			ns	
t <sub>S</sub>	Parallel Data Setup Time	10			ns	
t <sub>S</sub>	Serial Data Setup Time	20			ns	$V_{CC} = 5.0 V$
t <sub>S</sub>	CP <sub>1</sub> to CP <sub>2</sub> Setup Time <sup>1</sup>	30			ns	
th	Hold Time	0			ns	
t <sub>rec</sub>	Recovery Time, PL to CP	45			ns	

<sup>&</sup>lt;sup>1</sup> The role of CP<sub>1</sub>, and CP<sub>2</sub> in an application may be interchanged.

### **DEFINITION OF TERMS:**

SETUP TIME  $(t_S)$  — is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from LOW-to-HIGH in order to be recognized and transferred to the outputs.

HOLD TIME  $(t_h)$  — is defined as the minimum time following the clock transition from LOW-to-HIGH that the logic level must be maintained at the input in order to ensure continued

recognition. A negative hold time indicates that the correct logic level may be released prior to the clock transition from LOW-to-HIGH and still be recognized.

RECOVERY TIME  $(t_{rec})$  — is defined as the minimum time required between the end of the PL pulse and the clock transition from LOW-to-HIGH in order to recognize and transfer loaded Data to the Q outputs.

### **AC WAVEFORMS**




Figure 1




Figure 3




Figure 2







Figure 4



### Case 648-08 N Suffix 16-Pin Plastic





### NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- CONTROLLING DIMENSION: MILLIMETER.
  DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
  MAXIMUM MOLD PROTRUSION 0.15 (0.006)
- PER SIDE.
  751B-01 IS OBSOLETE, NEW STANDARD
  751B-03.

MILLIMETERS INCHES								
	MILLIM	ETERS	INC	HES				
DIM	MIN	MAX	MIN	MAX				
Α	9.80	10.00	0.386	0.393				
В	3.80	4.00	0.150	0.157				
С	1.35	1.75	0.054	0.068				
D	0.35	0.49	0.014	0.019				
F	0.40	1.25	0.016	0.049				
G	1.27	BSC	0.050 BSC					
J	0.19	0.25	0.008	0.009				
K	0.10	0.25	0.004	0.009				
M	0°	7°	0°	7°				
Р	5.80	6.20	0.229	0.244				
R	0.25	0.50	0.010	0.019				

#### NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- TO THE STATE OF LEADS WHEN FORMED PARALLEL.
- DIMENSION "B" DOES NOT INCLUDE MOLD
- ROUNDED CORNERS OPTIONAL. 648-01 THRU -07 OBSOLETE, NEW STANDARD 648-08.

	MILLIM	ETERS	INC	HES	
DIM	MIN	MAX	MIN	MAX	
Α	18.80	19.55	0.740	0.770	
В	6.35	6.85	0.250	0.270	
С	3.69	4.44	0.145	0.175	
D	0.39	0.53	0.015	0.021	
F	1.02	1.77	0.040	0.070	
G	2.54	BSC	0.100 BSC		
Н	1.27	BSC	0.050 BSC		
J	0.21	0.38	0.008	0.015	
K	2.80	3.30	0.110	0.130	
L	7.50	7.74	0.295	0.305	
M	0°	10°	0°	10°	
S	0.51	1.01	0.020	0.040	

- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: INCH.
  3. DIMENSION L'TO CENTER OF LEAD WHEN FORMED PARALLEL.
  4. DIM F MAY NARROW TO 0.76 (0.030) WHERE THE LEAD ENTERS THE CERAMIC BODY.
  5. 620-01 THRU-08 OBSOLETE, NEW STANDARD 620-09.

	MILLIM	ETERS	INC	HES	
DIM	MIN	MAX	MIN	MAX	
Α	19.05	19.55	0.750	0.770	
В	6.10	7.36	0.240	0.290	
С	_	4.19	_	0.165	
D	0.39	0.53	0.015	0.021	
E	1.27	BSC	0.050 BSC		
F	1.40	1.77	0.055	0.070	
G	2.54	BSC	0.100 BSC		
J	0.23	0.27	0.009	0.011	
K	_	5.08	_	0.200	
L	7.62 BSC		0.300	BSC	
M	0°	15°	0°	15°	
N	0.39	0.88	0.015	0.035	

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

### **Literature Distribution Centers:**

USA: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036.

EUROPE: Motorola Ltd.; European Literature Centre; 88 Tanners Drive, Blakelands, Milton Keynes, MK14 5BP, England.

JAPAN: Nippon Motorola Ltd.; 4-32-1, Nishi-Gotanda, Shinagawa-ku, Tokyo 141, Japan.

ASIA PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Center, No. 2 Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong.

