SDAS083B - APRIL 1982 - REVISED DECEMBER 1994

- Eight Latches in a Single Package
- 3-State Bus-Driving True Outputs
- Full Parallel Access for Loading
- Buffered Control Inputs
- pnp Inputs Reduce dc Loading on Data Lines
- Package Options Include Plastic Small-Outline (DW) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs

These octal transparent D-type latches feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

While the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the logic levels set up at the D inputs.


A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without interface or pullup components.

	(,	
OE	1	U]v _{cc}
1Q	2	19] 8Q
1D	3	18] 8D
2D	4	17] 7D
2Q	5	16] 7Q
3Q	6	15] 6Q
3D	7	14] 6D
4D	8	13] 5D
4Q	9	12] 5Q
GND	10	11] LE
	-		

SN54ALS373, SN54AS373... J PACKAGE SN74ALS373A, SN74AS373... DW OR N PACKAGE

(TOP VIEW)

SN54ALS373, SN54AS373 ... FK PACKAGE (TOP VIEW)




OE does not affect internal operations of the latches. Old data can be retained or new data can be entered while the outputs are off.

The SN54ALS373 and SN54AS373 are characterized for operation over the full military temperature range of –55°C to 125°C. The SN74ALS373A and SN74AS373 are characterized for operation from 0°C to 70°C.


FUNCTION TABLE (each latch)									
	INPUTS	OUTPUT							
OE	LE	D	Q						
L	Н	Н	Н						
L	н	L	L						
L	L	Х	Q ₀						
н	Х	Х	Z						

SDAS083B - APRIL 1982 - REVISED DECEMBER 1994

logic symbol[†]



logic diagram (positive logic)



To Seven Other Channels

[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[‡]

Supply voltage, V _{CC}	
Voltage applied to any output in the high state or power-off state	
Operating free-air temperature range, T _A : SN54ALS373	-55°C to 125°C
SN74ALS373A	0°C to 70°C
Storage temperature range	-65°C to 150°C

Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

		SN54ALS373		SN74ALS373A			UNIT	
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2			2			V
VIL	Low-level input voltage			0.7			0.8	V
ЮН	High-level output current			-1			-2.6	mA
IOL	Low-level output current			12			24	mA
tw	Pulse duration, LE high	12			10			ns
t _{su}	Setup time, data before LE \downarrow	10			10			ns
t _h	Hold time, data after LE \downarrow	7			7			ns
TA	Operating free-air temperature	-55		125	0		70	°C



SDAS083B - APRIL 1982 - REVISED DECEMBER 1994

PARAMETER	TEST CONDITIONS		SN	54ALS3	73	SN7	4ALS37	'3A	
PARAMETER	TEST C	TEST CONDITIONS		TYP†	MAX	MIN	түр†	MAX	UNIT
VIK	V _{CC} = 4.5 V,	lı = –18 mA			-1.5			-1.5	V
	V_{CC} = 4.5 V to 5.5 V,	I _{OH} = -0.4 mA	V _{CC} -2			V _{CC} -2			
VOH	VCC = 4.5 V	I _{OH} = -1 mA	2.4	3.3					V
	$v_{\rm CC} = 4.5 v$	I _{OH} = -2.6 mA				2.4	3.2		
Mar		I _{OL} = 12 mA		0.25	0.4		0.25	0.4	v
VOL	$V_{CC} = 4.5 V$	I _{OL} = 24 mA					0.35	0.5	V
IOZH	V _{CC} = 5.5 V,	V _O = 2.7 V			20			20	μA
IOZL	V _{CC} = 5.5 V,	V _O = 0.4 V			-20			-20	μA
Ц	V _{CC} = 5.5 V,	V _I = 7 V			0.1			0.1	mA
Iн	V _{CC} = 5.5 V,	V _I = 2.7 V			20			20	μΑ
١ _{IL}	V _{CC} = 5.5 V,	V _I = 0.4 V			-0.1			-0.1	mA
IO‡	V _{CC} = 5.5 V,	V _O = 2.25 V	-20		-112	-30		-112	mA
		Outputs high		9	16		9	16	
ICC	V _{CC} = 5.5 V	Outputs low		16	25		16	25	mA
		Outputs disabled		17	27		17	27	

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

[‡] The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.

switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	CL = 50 p R1 = 500 DM TO R2 = 500		V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R1 = 500 Ω, R2 = 500 Ω, T _A = MIN to MAX [§]			UNIT
			SN54AI	_S373	SN74AL	S373A	
			MIN	MAX	MIN	MAX	
^t PLH	D	•	2	17	2	12	ns
^t PHL		Q	1	19	4	16	115
^t PLH	LE	A	6	29	6	22	ns
^t PHL		Any Q	1	27	7	23	115
^t PZH	OE		6	22	1	18	
tPZL	UE	Any Q	5	24	5	20	ns
^t PHZ	OE	Amy O	2	16	1	10	
^t PLZ	UE	Any Q	2	24	2	12	ns

§ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



SDAS083B - APRIL 1982 - REVISED DECEMBER 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage, V _{CC} Input voltage, V _I	
Voltage applied to any output in the high state or power-off state	5.5 V −55°C to 125°C
SN74AS373Storage temperature range	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

		SN54AS373		SN74AS373			UNIT	
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2			2			V
V_{IL}	Low-level input voltage			0.8			0.8	V
ЮН	High-level output current			-12			-15	mA
IOL	Low-level output current			32			48	mA
tw*	Pulse duration, LE high	5.5			4.5			ns
t _{su} *	Setup time, data before LE \downarrow	2			2			ns
t _h *	Hold time, data after LE \downarrow	3			3			ns
Т _А	Operating free-air temperature	-55		125	0		70	°C

* On products compliant to MIL-STD-883, Class B, this parameter is based on characterization data but is not production tested.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST	ONDITIONS	SI	N54AS37	'3	SN74AS373			UNIT
PARAMETER	AMETER TEST CONDITIONS		MIN	TYP‡	MAX	MIN	түр‡	MAX	UNIT
VIK	V _{CC} = 4.5 V,	lj = -18 mA			-1.2			-1.2	V
	V_{CC} = 4.5 V to 5.5 V,	$I_{OH} = -2 \text{ mA}$	V _{CC} -2	2		V _{CC} -2	2		
VOH	V _{CC} = 4.5 V	I _{OH} = -12 mA	2.4	3.2					V
	VCC = 4.5 V	I _{OH} = -15 mA				2.4	3.3		
Ve	V _{CC} = 4.5 V	I _{OL} = 32 mA		0.27	0.5				V
VOL		I _{OL} = 48 mA					0.32	0.5	v
IOZH	V _{CC} = 5.5 V,	V _O = 2.7 V			50			50	μΑ
I _{OZL}	V _{CC} = 5.5 V,	$V_{O} = 0.4 V$			-50			-50	μΑ
lj	V _{CC} = 5.5 V,	VI = 7 V			0.1			0.1	mA
Iн	V _{CC} = 5.5 V,	VI = 2.7 V			20			20	μA
١ _{١L}	V _{CC} = 5.5 V,	VI = 0.4 V		-0.02	-0.5		-0.02	-0.5	mA
۱ ₀ §	V _{CC} = 5.5 V,	V _O = 2.25 V	-30		-112	-30		-112	mA
		Outputs high		55	90		55	90	
ICC	V _{CC} = 5.5 V	Outputs low		55	85		55	85	mA
		Outputs disabled		65	100		65	100	

[‡] All typical values are at $V_{CC} = 5 V$, $T_A = 25^{\circ}C$.

§ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.



SN54ALS373, SN54AS373, SN74ALS373A, SN74AS373 OCTAL TRANSPARENT D-TYPE LATCHES

WITH 3-STATE OUTPUTS SDAS083B – APRIL 1982 – REVISED DECEMBER 1994


switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	CI R ² R2	CC = 4.5 L = 50 pF 1 = 500 Ω 2 = 500 Ω A = MIN t	<u>),</u> <u>)</u> ,	;	UNIT
			SN54A	S373	SN74AS373		
			MIN	MAX	MIN	MAX	
^t PLH	D	D Q	3	9	3.5	6	ns
^t PHL	D		3	8	3.5	6	115
^t PLH	LE	A	6.5	14.5	6.5	11.5	ns
^t PHL	LL	Any Q	5	9	5	7.5	115
^t PZH	OE	A	2	7.5	2	6.5	
tPZL	UE	Any Q	4.5	10.5	4.5	9.5	ns
^t PHZ	OE	Any ()	3	10	3	6.5	200
^t PLZ	UE	Any Q	3	8	3	7	ns

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



SDAS083B - APRIL 1982 - REVISED DECEMBER 1994



NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. When measuring propagation delay items of 3-state outputs, switch S1 is open.
- D. All input pulses have the following characteristics: $PRR \le 1$ MHz, $t_f = t_f = 2$ ns, duty cycle = 50%.
- E. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated