



General Description

Silego SLG7NT4741 is a low power and small form device. The SoC is housed in a 2mm x 3mm STQFN package which is optimal for using with small devices.


Features

- Low Power Consumption
- Pb-Free / RoHS Compliant
- Halogen-Free
- STQFN-20 Package

Output Summary


- 1 Output — Push Pull 1X
- 7 Outputs — Open Drain NMOS 1X

Pin Configuration





Block Diagram





Pin Configuration

Pin #	Pin Name	Type	Pin Description
1	VDD	PWR	Supply Voltage
2	PSHBTN_LTCH_IN1	Digital Input	Low Voltage Digital input
3	PSHBTN_LTCH_IN2	Digital Input	Low Voltage Digital input
4	PSHBTN_IN1	Digital Input	Low Voltage Digital input
5	PSHBTN_IN2	Digital Input	Low Voltage Digital input
6	HEARTBEAT_EN	Digital Input	Low Voltage Digital input
7	PASSTHROUGH_IN	Digital Input	Low Voltage Digital input
8	PWRFLT0_N	Digital Input	Low Voltage Digital input
9	PWRFLT1_N	Digital Input	Low Voltage Digital input
10	PWRFLT_DLY_OUT_N	Digital Output	Open Drain NMOS 1X
11	GND	GND	Ground
12	PASSTHROUGH_OUT	Digital Output	Open Drain NMOS 1X
13	BREATHING_OUT	Digital Output	Open Drain NMOS 1X
14	PSHBTN_OUT2	Digital Output	Open Drain NMOS 1X
15	PSHBTN_OUT1	Digital Output	Open Drain NMOS 1X
16	PSHBTN_LTCH_OUT2	Digital Output	Open Drain NMOS 1X
17	PSHBTN_LTCH_OUT1	Digital Output	Push Pull 1X
18	PWRFLT_OUT_N	Digital Output	Open Drain NMOS 1X
19	PWRFLT2_N	Digital Input	Low Voltage Digital input
20	PWRFLT3_N	Digital Input	Low Voltage Digital input

Ordering Information

Part Number	Package Type
SLG7NT4741V	V=STQFN-20
SLG7NT4741VTR	VTR=STQFN-20 – Tape and Reel (3k units)



Absolute Maximum Conditions

Parameter	Min.	Max.	Unit
V_{HIGH} to GND	-0.3	7	V
Voltage at input pins	-0.3	7	V
Current at input pin	-1.0	1.0	mA
Storage temperature range	-65	125	°C
Junction temperature	--	150	°C
ESD Protection (Human Body Model)	2000	--	V
ESD Protection (Charged Device Model)	1300	--	V
Moisture Sensitivity Level	1		

Electrical Characteristics

(@ 25°C, unless otherwise stated)

Symbol	Parameter	Condition/Note	Min.	Typ.	Max.	Unit
V_{DD}	Supply Voltage		1.71	3	5.5	V
T_{A}	Operating Temperature		-40	25	85	°C
I_{Q}	Quiescent Current	Static inputs and outputs	--	80	--	μA
V_{O}	Maximal Voltage Applied to any PIN in High-Impedance State		--	--	VDD	V
I_{O}	Maximal Average or DC Current (note 1)	Per Each Chip Side (PIN2-PIN10, PIN12-PIN20)	--	--	90	mA
V_{IH}	HIGH-Level Input Voltage	Low-Level Logic Input, at VDD=1.8V	0.894	--	VDD	V
		Low-Level Logic Input, at VDD=3.3V	1.059	--	VDD	
		Low-Level Logic Input, at VDD=5.0V	1.157	--	VDD	
V_{IL}	LOW-Level Input Voltage	Low-Level Logic Input, at VDD=1.8V	0	--	0.557	V
		Low-Level Logic Input, at VDD=3.3V	0	--	0.686	
		Low-Level Logic Input, at VDD=5.0V	0	--	0.776	
I_{IH}	HIGH-Level Input Current	Logic Input PINs; $V_{\text{IN}} = \text{VDD}$	-1.0	--	1.0	μA
I_{IL}	LOW-Level Input Current	Logic Input PINs; $V_{\text{IN}} = 0\text{V}$	-1.0	--	1.0	μA
V_{OH}	HIGH-Level Output Voltage	Push Pull & PMOS OD, $I_{\text{OH}} = 100\mu\text{A}$, 1X Driver, at VDD=1.8 V	1.680	1.788	--	V
		Push Pull & PMOS OD, $I_{\text{OH}} = 3\text{mA}$, 1X Driver, at VDD=3.3 V	2.713	3.095	--	
		Push Pull & PMOS OD, $I_{\text{OH}} = 5\text{mA}$, 1X Driver, at VDD=5.0 V	4.159	4.750	--	
V_{OL}	LOW-Level Output Voltage	Push Pull, $I_{\text{OL}} = 100\mu\text{A}$, 1X Driver, at VDD=1.8 V	--	0.009	0.015	V
		Open Drain, $I_{\text{OL}} = 100\mu\text{A}$, 1X Driver, at VDD=1.8 V	--	0.007	0.010	
		Push Pull, $I_{\text{OL}} = 3\text{mA}$, 1X Driver, at VDD=3.3 V	--	0.148	0.228	
		Open Drain, $I_{\text{OL}} = 3\text{mA}$, 1X Driver, at VDD=3.3 V	--	0.080	0.147	




		Push Pull, $I_{OL} = 5\text{mA}$, 1X Driver, at VDD=5.0 V	--	0.189	0.270	
		Open Drain, $I_{OL} = 5\text{mA}$, 1X Driver, at VDD=5.0 V	--	0.102	0.180	
I_{OH}	HIGH-Level Output Current	Push Pull & PMOS OD, $V_{OH} = VDD-0.2$, 1X Driver at VDD=1.8 V	1.027	1.703	--	mA
		Push Pull & PMOS OD, $V_{OH} = 2.4\text{ V}$, 1X Driver, at VDD=3.3 V	5.608	10.774	--	
		Push Pull & PMOS OD, $V_{OH} = 2.4\text{ V}$, 1X Driver, at VDD=5.0 V	20.337	30.010	--	
I_{OL}	LOW-Level Output Current	Push Pull, $V_{OL} = 0.15\text{V}$, 1X Driver, at VDD=1.8 V	0.917	1.660	--	mA
		Open Drain, $V_{OL} = 0.15\text{V}$, 1X Driver, at VDD=1.8 V	1.375	2.534	--	
		Push Pull, $V_{OL} = 0.4\text{V}$, 1X Driver, at VDD=3.3 V	4.875	7.795	--	
		Open Drain, $V_{OL} = 0.4\text{V}$, 1X Driver, at VDD=3.3 V	7.313	12.370	--	
		Push Pull, $V_{OL} = 0.4\text{V}$, 1X Driver, at VDD=5.0 V	6.996	10.438	--	
		Open Drain, $V_{OL} = 0.4\text{V}$, 1X Driver, at VDD=5.0 V	10.820	17.380	--	
T_{DLY1}	Delay1 Time	At temperature 25°C	3.77	4.59	5.52	s
		At temperature -40°C +85°C (note 1)	3.73	4.67	5.86	
T_{DLY3}	Delay3 Time	At temperature 25°C	75,21	91,78	110,11	ms
		At temperature -40°C +85°C (note 1)	74,3	93,31	116,97	
T_{DLY4}	Delay4 Time	At temperature 25°C	974,61	1039,71	1177,65	ms
		At temperature -40°C +85°C (note 1)	958,02	1047,51	1189,29	
T_{DLY5}	Delay5 Time	At temperature 25°C	75,21	91,78	110,11	ms
		At temperature -40°C +85°C (note 1)	74,3	93,31	116,97	
T_{DLY7}	Delay7 Time	At temperature 25°C	75,21	91,78	110,11	ms
		At temperature -40°C +85°C (note 1)	74,3	93,31	116,97	
T_{DLY8}	Delay8 Time	At temperature 25°C	75,21	91,78	110,11	ms
		At temperature -40°C +85°C (note 1)	74,3	93,31	116,97	
T_{DLY9}	Delay9 Time	At temperature 25°C	3,89	4,16	4,72	ms
		At temperature -40°C +85°C (note 1)	3,82	4,19	4,77	
T_{SU}	Start up Time	From VDD rising past PON_{THR}	0.526	1.4	5.148	ms
PON_{THR}	Power On Threshold	VDD Level Required to Start Up the Chip	0.950	1.462	1.708	V
$POFF_{THR}$	Power Off Threshold	VDD Level Required to Switch Off the Chip	0.935	1.103	1.281	V

1. Guaranteed by Design.



Package Top Marking



XXXXX – Part ID Field: identifies the specific device configuration
DD – Date Code Field: Coded date of manufacture
LLL – Lot Code: Designates Lot #
C – Assembly Site/COO: Specifies Assembly Site/Country of Origin
RR – Revision Code: Device Revision


Datasheet Revision	Programming Code Number	Locked Status	Part Code	Revision	Date
1.01	002	L	4741V	AA	03/08/2016

The IC security bit is locked/set for code security for production unless otherwise specified. Revision number is not changed for bit locking.



Package Drawing and Dimensions

20 Lead STQFN Package
JEDEC MO-220, Variation WECE
IC Net Weight: 0.015 g



Unit: mm

Symbol	Min	Nom.	Max	Symbol	Min	Nom.	Max
A	0.50	0.55	0.60	D	2.95	3.00	3.05
A1	0.005	-	0.050	E	1.95	2.00	2.05
A2	0.10	0.15	0.20	L1	0.75	0.80	0.85
b	0.13	0.18	0.23	L2	0.55	0.60	0.65
e	0.40 BSC			L3	0.275	0.325	0.375




Tape and Reel Specification

Package Type	# of Pins	Nominal Package Size (mm)	Max Units		Reel & Hub Size (mm)	Trailer A		Leader B		Pocket (mm)	
			per reel	per box		Pockets	Length (mm)	Pockets	Length (mm)	Width	Pitch
STQFN 20L 2x3mm 0.4P Green	20	2x3x0.55	3000	3000	178/60	100	400	100	400	8	4

Carrier Tape Drawing and Dimensions

Package Type	Pocket BTM Length (mm)	Pocket BTM Width (mm)	Pocket Depth (mm)	Index Hole Pitch (mm)	Pocket Pitch (mm)	Index Hole Diameter (mm)	Index Hole to Tape Edge (mm)	Index Hole to Pocket Center (mm)	Tape Width (mm)
	A0	B0	K0	P0	P1	D0	E	F	W
STQFN 20L 2x3mm 0.4P Green	2.2	3.15	0.76	4	4	1.5	1.75	3.5	8

Refer to EIA-481 Specifications



Recommended Reflow Soldering Profile

Please see IPC/JEDEC J-STD-020: latest revision for reflow profile based on package volume of 3.3 mm³ (nominal). More information can be found at www.jedec.org.



Datasheet Revision History

Date	Version	Change
04/23/2015	0.10	New design for SLG46620
04/27/2015	0.11	Changed PIN13 name and PIN20 mode to "Low Voltage"
04/27/2015	0.12	Updated Device Revision Table
10/20/2015	0.13	Corrected datasheet
10/26/2015	0.14	Updated Device Revision Table
10/29/2015	0.15	Locked NVM
11/05/2015	1.00	Production Release
03/08/2016	1.01	Updated Title Description



Silego Website & Support

Silego Technology Website

Silego Technology provides online support via our website at <http://www.silego.com/>. This website is used as a means to make files and information easily available to customers.

For more information regarding Silego Green products, please visit:

<http://greenpak.silego.com/>
<http://greenpak2.silego.com/>
<http://greenpak3.silego.com/>
<http://greenfet.silego.com/>
<http://greenfet2.silego.com/>
<http://greenclk.silego.com/>

Products are also available for purchase directly from Silego at the Silego Online Store at <http://www.silego.com/>

Silego Technical Support

Datasheets and errata, application notes and example designs, user guides, and hardware support documents and the latest software releases are available at the Silego website or can be requested directly at info@silego.com.

For specific GreenPAK design or applications questions and support please send e-mail requests to GreenPAK@silego.com

Users of Silego products can receive assistance through several channels:

Online Training

Silego Technology has live training assistance and sales support available at <http://www.silego.com/>. Please contact us to schedule a 1 on 1 training session with one of our application engineers.

Contact Your Local Sales Representative

Customers can contact their local sales representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. More information regarding your local representative is available at the Silego website or send a request to info@silego.com

Contact Silego Directly

Silego can be contacted directly via e-mail at info@silego.com or user submission form, located at the following URL:
<http://support.silego.com/>

Other Information

The latest Silego Technology press releases, listing of seminars and events, listings of worldwide Silego Technology offices and representatives are all available at <http://www.silego.com/>

THIS PRODUCT HAS BEEN DESIGNED AND QUALIFIED FOR THE CONSUMER MARKET. APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE

SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. SILEGO TECHNOLOGY DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. SILEGO TECHNOLOGY RESERVES THE RIGHT TO IMPROVE PRODUCT DESIGN, FUNCTIONS AND RELIABILITY WITHOUT NOTICE