

SJTD06N70C

 I_{D}

6A

D

S

Lead Free Package and Finish

G

R_{DS(ON)}(Typ.)

0.85Ω

TO-252

Packages Not to Scale

Super-Junction MOSFET

Applications:

- Adaptor
- Charger
- •SMPS

Features:

- RoHS Compliant
- . Low ON Resistance
- .Low Gate Charge
- Peak Current vs Pulse Width Curve
- Inductive Switching Curves

Ordering Information

er der nig mer nation							
PART NUMBER	BRAND						
SJTD06N70C	TO-252	IPS					

Absolute Maximum Ratings T_c

$T_C=25^{\circ}C$ unless otherwise specified

(PK

 V_{DSS}

700V

G

Symbol	Parameter	SJTD06N70C	Units
V _{DSS}	Drain-to-Source Voltage	700	V
ID	Continuous Drain Current	6	А
I _{DM}	Pulsed Drain Current, V _{GS} @10V (NOTE *1)	18	А
р	Power Dissipation	83	W
P _D	Derating Factor above 25°C	0.66	W/℃
V_{GS}	Gate-to-Source Voltage	±30	V
E _{AS}	Single Pulse Avalanche Energy(NOTE *2)	120	mJ
E _{AR}	Avalanche Energy ,Repetitive (NOTE *1)	0.5	mJ
I _{AR}	Avalanche Current (NOTE *1)	3	А
TL	Maximum Temperature for Soldering	300	
$T_{\rm J}$ and $T_{\rm STG}$	Operating Junction and Storage Temperature Range	150,-55 to150	Ĉ

Thermal Resistance

Symbol	Parameter	Тур.	Units	Test Conditions
R _{θJC}	Junction-to-Case	1.5	°C <i>A</i> W	Water cooled heatsink, P_D adjusted for a peak junction temperature of +150 $^{\circ}C$.
R _{0JA}	Junction-to-Ambient	62		1 cubic foot chamber, free air.

©2016 InPower Semiconductor Co., Ltd.



OFF Characteristics $T_C=25^{\circ}C$ unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
BV _{DSS}	Drain-to-Source Breakdown Voltage	700			V	V _{GS} =0V, I _D =250µA
I _{DSS}	Drain-to-Source Leakage Current			1	- μΑ	V _{DS} =700V, V _{GS} =0V T _J =25℃
				100		V _{DS} =700V, V _{GS} =0V TJ=150℃
I _{GSS}	Gate-to-Source Forward Leakage			+100	nA	V _{GS} =+30V
	Gate-to-Source Reverse Leakage			-100		V _{GS} = -30V

ON Characteristics $T_J=25^{\circ}C$ unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
R _{DS(ON)}	StaticDrain-to-Source		0.85	0.95	Ω	V _{GS} =10V, I _D =3A
	On-Resistance(NOTE *3)					
V _{GS(TH)}	Gate Threshold Voltage	2.5		4	V	V _{DS} =V _{GS} ,I _D =250µA
g _{fs}	Forward Transconductance(NOTE *3)		5		S	V _{DS} =8V, I _D =4A

Dynamic Characteristics Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
C _{iss}	Input Capacitance		400			(1 - 0)(1) - 0(1)
C _{oss}	Output Capacitance		46		pF	V _{GS} = 0V,V _{DS} = 50V f =1.0MHz
C _{rss}	Reverse Transfer Capacitance		3			
Qg	Total Gate Charge		8			
Q _{gs}	Gate-to-Source Charge		2		nC	I _D =6A,V _{DD} =560V V _{GS} = 10V
Q _{gd}	Gate-to-Drain ("Miller") Charge		3			

Resistive Switching Characteristics Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
t _{d(ON)}	Turn-on Delay Time		12		- ns	V _{DD} =400V, I _D =6A, V _G =10V R _G =25Ω
t _{rise}	Rise Time		25			
t _{d(OFF)}	Turn-Off Delay Time		36			
t _{fall}	Fall Time		9			

©2016 InPower Semiconductor Co., Ltd.



			1000			einea
Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
I _S	Continuous Source Current (Body Diode)			6	A	T -25°0
I _{SM}	Maximum Pulsed Current (Body Diode)			17	A	T _C =25℃
V_{SD}	Diode Forward Voltage			1.2	V	I _{SD} =6A, V _{GS} =0V
t _{rr}	Reverse Recovery Time		104		ns	I _F = I _S
Q _{rr}	Reverse Recovery Charge		0.5		uC	di/dt=100A/us

Source-Drain Diode Characteristics Tc=

Tc=25[°]C unless otherwise specified

Notes:

*1. Repetitive rating; pulse width limited by maximum junction temperature.

***2.** L=10mH, I_D=4.8A, Start T_J=25℃

*3. Pulse width < 380μ s; duty cycle < 2%.



Characteristics Curve:

Figure 1.Typical Output Characteristics




Figure 2. Typical Transfer Characteristics





Figure 3. Typical Body Diode Transfer Characteristics

Figure 4. on ResistanceVS Drain Current





0.6 0.4

0.2

-0.4 -0.6

-0.8

-1 -1.2

-100

0 -0.2

V_{GS(n)}, (Variance)

V_{DD} = 560V

8

10

6






Figure 5. Capacitance VS Drain-to-Source Voltage





T_J, Junction Temperature (°C)






12

-50 0 50 100 150 200 T_J, Junction Temperature (°C)



Test Circuits and Waveforms

Figure 10. Gate Charge Test Circuit






Figure 11. Gate Charge Waveforms

Figure 13. Resistive Switching Waveforms





Figure 12. Resistive Switching Test Circuit








Figure 14. Diode Reverse Recovery Test Circuit

Figure 15. Diode Reverse Recovery Waveform






Figure16.Unclamped Inductive Switching Test Circuit

Figure17.Unclamped Inductive Switching Waveform





©2016 InPower Semiconductor Co., Ltd.



Disclaimers:

InPower Semiconductor Co., Ltd (IPS) reserves the right to make changes without notice in order to improve reliability, function or design and to discontinue any product or service without notice. Customers should obtain the latest relevant information before orders and should verify that such information is current and complete. All products are sold subject to IPS's terms and conditions supplied at the time of order acknowledgement.

InPower Semiconductor Co., Ltd warrants performance of its hardware products to the specifications at the time of sale, Testing reliability and quality control are used to the extent IPS deems necessary to support this warrantee. Except where agreed upon by contractual agreement, testing of all parameters of each product is not necessarily performed.

InPower Semiconductor Co., Ltd does not assume any liability arising from the use of any product or circuit designs described herein. Customers are responsible for their products and applications using IPS's components. To minimize risk, customers must provide adequate design and operating safeguards.

InPower Semiconductor Co., Ltd does not warrant or convey any license either expressed or implied under its patent rights, nor the rights of others. Reproduction of information in IPS's data sheets or data books is permissible only if reproduction is without modification or alteration. Reproduction of this information with any alteration is an unfair and deceptive business practice. InPower Semiconductor Co., Ltd is not responsible or liable for such altered documentation.

Resale of IPS's products with statements different from or beyond the parameters stated by InPower Semiconductor Co., Ltd for that product or service voids all express or implied warrantees for the associated IPS's product or service and is unfair and deceptive business practice. InPower Semiconductor Co., Ltd is not responsible or liable for any such statements.

Life Support Policy:

InPower Semiconductor Co., Ltd's products are not authorized for use as critical components in life support devices or systems without the expressed written approval of InPower Semiconductor Co., Ltd.

As used herein:

- 1. Life support devices or systems are devices or systems which:
 - a. are intended for surgical implant into the human body,
 - b. support or sustain life,
 - c. whose failure to perform when properly used in accordance with instructions for used provided in the labeling, can be reasonably expected to result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.