

New Product

Dual Output Power Switch with Inverting Input

FEATURES

- Two Output Power Switches
- Total Output Drive 200 mA Continuous
- 9-V to 35-V Supply Voltage Range
- Low Side or High Side Switch Configuration
- User Programmable Phasing of Output Switches
- Internal Output Over Voltage Clamp For Driving Inductive Loads
- Current Limit Protection
- Thermal Shutdown Protection
- UVLO With User Programmable Time Delay

APPLICATIONS


• Optical Detectors for Factory Automation

DESCRIPTION

SiP43101 is a dual power switch IC which contains all control and power switching circuitry required to drive resistive and inductive loads in industrial applications. The output switches are NPN power transistors which can be configured as either high-side or low-side switches. These switches can operate from voltages as high as 35 V and have a continuous output current rating of 200 mA, combined or individually. Internal zener diodes are provided to clamp the power switch voltages to safe levels when driving inductive loads. The IN1 pin is a non-inverting input which controls the output of switch 1. A 2-input Exclusive OR gate input controls switch 2, allowing switch 2 to be controlled by either an inverting or non-inverting control signal. SiP43101 contains under voltage lockout, UVLO, a user definable turn on delay, current limit, short circuit protection, and thermal shutdown.

SIP43101 is available in 16-pin TSSOP and PowerPAK $^{\odot}$ MLP-44 packages for operation over the temperature range of –40 to 85 $^{\circ}C.$

TYPICAL APPLICATION CIRCUIT



Document Number: 72640 S-32451, Rev. A—01-Dec-03

SiP43101

Vishay Siliconix

New Product



ABSOLUTE MAXIMUM RATINGS

V _{CC}
C1, E1, C2, E2
C1-E1, C2-E2 (clamped by internal circuitry)
Output Current
Continuous for one Output 200 mA
Peak for one Output 1.3 A

FAULT Output Current
FAULT Output Voltage 17.5 V
$IN_1, IN_{2A}, IN_{2B} \dots \qquad 17.5 V$
Storage Temperature
Junction Temperature

Currents are positive into, negative out of the specificed terminal.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING RANGE

Operating Temperature Range $\ldots \ldots \ldots \ldots \ldots \ldots -40$ to $85^{\circ}C$

SPECIFICATIONS							
		Test Conditions Unless Specified $V_{CC} = 25 \text{ V,IN1, IN2} = 0 \text{ V, IN1, IN2, INV2} = 5 \text{ V}$ $C_{DEL} = 10 \text{ nF, } T_A = T_J$		Limits			
Parameter	Symbol			Min ^a	Тур ^ь	Max ^a	Unit
Power Supply							
Supply Voltage	V _{CC}			9		35	V
Supply Current	I _{CC}	-40 to 85°C, Both Inputs I	Enabled		6	9	mA
Logic Inputs (IN1, IN2A, I	N _{2B})						
Digital Input High Level	V _{IH}			3.5		9	
Digital Input Low Level	V _{IL}					1.5	V
Input Bias Current, Low Level	١ _{١L}	IN ₁ , IN _{2A} , IN _{2B} = 0	V		-0.40		
Input Bias Current, High Level	I _{IH}	IN ₁ , IN _{2A} , IN _{2B} = 5	V		0.02		μΑ
Switches 1&2 - High Sid	e Configuration	1					
Rise Time (Off to On)	t _r	R_{LOAD} = 250 Ω to GND, C1 , C2 = 25 V			300		ns
Rise Tiem (On to Off)	t _f				300		
	N		T _A = 25 °C			1.3	v
Saturation Voltage	VSATHS	$R_{LOAD} = 125 \ \Omega$ to GND $T_A = -40 \ ^{\circ}C$	$T_A = -40 \ ^{\circ}C$			1.5	
Current Limit	I _{LIMHS}	$R_{LOAD} = 0.25 \ \Omega$ to GND, T_{μ}			1.1		Α
Leakage Current	I _{LHS}	$E_1, E_2 = GND, C_1, C_2 = 25 V, IN_1,$	IN _{2A} , IN _{2B} = 0 V			5	μΑ
Voltabe Clamp	V _{CLHS}	Measure (V _{C1} – V _{E1}) or (V ₀	_{C2} – V _{E2})		52		V
Switches 1&2 - Low Side	e Configuration	l					
Rise Time (On to Off)	tr				400		
Rise Tiem (Off to On)	tf	$R_{LOAD} = 250 \Omega$ to V_{CC} , $L_{OAD} = 2$	25 V to C ₁ , C ₂		350		ns
0			T _A = 25 °C			1.3	
Saturation Voltage	V _{SATLS}	R_{LOAD} = 125 Ω to V_{CC}	$T_A = -40 \ ^{\circ}C$			1.5	V
Current Limit	I _{LIMLS}	R_{LOAD} = 0.25 Ω to V_{CC} , T_{A} = 25 °C			1.1		Α
Leakage Current	I _{LLS}	$E_1, E_2 = GND, C_1, C_2 = 25 V, IN_1,$	IN _{2A} , IN _{2B} = 0 V			5	μA
Voltabe Clamp	V _{CLLS}	Measure (V _{C1} – V _{E1}) or (V ₀	_{C2} – V _{E2})		52		V
Turn-On Delay							
C _{DEL} Maximum Voltage	V _{DEL}				4.7		v
C _{DEL} Threshold	V _{DELTH}			4		1	
ICDEL	I _{CDEL}			1	2.5	1	μΑ




New Product


SPECIFICATIONS							
		Test Conditions Unless Specified	Limits				
Parameter	Symbol	V_{CC} = 25 V,IN1, IN2 = 0 V, IN1, IN2, INV2 = $$ 5 V C_{DEL} = 10 nF, T_{A} = T_{J}	Min ^a	Тур ^ь	Max ^a	Unit	
FAULT Output	· · · ·						
V _{CESAT} Conducting State (On)	V _{SDON}	10 mA Load on FAULT		0.4		V	
Operating Frequency						•	
Switching Frequency	f _{SW}				25	kHz	
Under Voltage Lockout			•				
UVLO Threshold	V _{UVLO}		7.5	8	8.5	5 V	
UVLO Hysteresis	V _{HYS}		0.4	0.5	0.6	v	
Thermal Shutdown							
Thermal Shutdown Threshold	Т			160		o∘	
Hysteresis	T _{HYS}			20			

Notes a. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum (-40° to 85°C). b. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing and are measured at V_{CC} = 12 V unless otherwise noted.

PIN CONFIGURATION



TSSOP-16 ORDERING INFORMATION					
Part Number	art Number Temperature Range				
SiP43101DQ-T1	–40 to 85°C	43101			



PowerPAK MLP-44 ORDERING INFORMATION					
Part Number	Part Number Temperature Range				
SiP43101DLP-T1	–40 to 85°C	43101			

TSSOP-16

Vishay Siliconix

New Product



PIN DESCRIPTION					
Pin Number					
TSSOP-16	MLP44-16	Name	Function		
1	15	V _{CC}	Positive Supply Voltage		
2	16	FAULT	Open collector output that is switched low on in the event of Short Circuit or Thermal Shut Down.		
3	1	CDEL	Connection for the external capacitor controlling the turn on delay.		
4, 10, 12, 13, 15	3, 7, 10, 11, 14	NC	No connection		
5	2	GND	Ground Pin.		
6	4	IN _{2B}	Input to the Exclusive OR controlling power switch 2.		
7	5	IN _{2A}	Input to the Exclusive OR controlling power switch 2.		
8	6	IN ₁	Input controlling power switch 1.		
9	8	C ₁	Collector of power switch 1.		
11	9	E ₁	Emitter of power switch 1.		
14	12	E ₂	Emitter of power switch 2.		
16	13	C ₂	Collector of power switch 2.		

DETAILED PIN DESCRIPTION

CDEL

A capacitor connected to this pin is used to set the duration the turn on delay. The delay starts after the UVLO threshold has been reached.

IN_1

This pin controls the state of the output NPN switch 1. A Logic 0 holds the switch off while a Logic 1 turns the switch on.

$\text{IN}_{\text{2A}}, \text{IN}_{\text{2B}}$

These pins are the inputs to the Exclusive OR gate that controls the state of the output NPN switch 2. This allows the use of either a non-inverting or an inverted signal to control the switch. Refer to the truth table for the logic function description.

IN _{2A}	IN _{2B}	SWITCH 2
Low	Low	Off
Low	High	On
High	Low	On
High	High	Off

E1

This pin is the emitter of Switch 1. This pin is connected to the load in the High-Side Switch configuration, and is connected to Ground in the Low-Side configuration.

E_2

This pin is the emitter of switch 2. This pin is connected to the load in the High-Side switch configuration, and is connected to Ground in the Low-Side configuration.

C₁

This pin is the collector of switch 1. This pin is connected to the V_{CC} in the High-Side switch configuration, and is connected to the load in the Low-Side configuration.

C_2

This pin is the collector of switch 2. This pin is connected to the V_{CC} in the High-Side switch configuration, and is connected to the load in the Low-Side configuration.

FAULT


This pin is an open collector output that is pulled to Ground in the event of a short circuit, an overcurrent, or a thermal shut down



SiP43101 Vishay Siliconix

New Product

FUNCTIONAL BLOCK DIAGRAM



DETAILED OPERATION

Turn On Delay

The turn on delay prohibits the output switches from being turned on for a period of time after V_{CC} has passed through 8 V and the undervoltage condition no longer exists. The UVLO function keeps the external C_{DEL} capacitor discharged until V_{CC} is greater than 8 V. Subsequently, an internal 2.5- μA current source charges the capacitor from GND to 4.7 V. A comparator detects when the voltage on C_{DEL} passes through 4 V and enables the output switches. The delay time is a function of the capacitor value and is defined as 1.6 ms/nF.

An external switch can be connected across the capacitor to disable the output switches and reset the time delay.

Short Circuit and Overcurrent indication

When an overcurrent or short circuit condition occurs on either switch, the SiP43101 enters a hiccup current limiting mode. In this mode, the capacitor on C_{DEL} is discharged down to 3 V, thus turning off the output switches, and then is charged up to 4 V by a 2.5- μ A internal current source, thus turning the switches on again. If the overcurrent or short circuit condition remains this cycle will continue. The switches are enabled at a very low duty cycle, minimizing the power dissipation and protecting the switches from damage.

The FAULT output will switch to GND, indicating that an overload condition or short circuit condition exists.