


ROHS COMPLIANT

Power MOSFET

PRODUCT SUMMARY					
V _{DS} (V)	800				
R _{DS(on)} (Ω)	$V_{GS} = 10 V$	2.0			
Q _g (Max.) (nC)	130				
Q _{gs} (nC)	17				
Q _{gd} (nC)	72				
Configuration	Single				





N-Channel MOSFET

FEATURES

- Dynamic dV/dt Rating
- Repetitive Avalanche Rated
- Isolated Central Mounting Hole
- Fast Switching
- · Ease of Paralleling
- Simple Drive Requirements
- Lead (Pb)-free Available

DESCRIPTION

Third generation Power MOSFETs from Vishay provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

The TO-247 package is preferred for commercial-industrial applications where higher power levels preclude the use of TO-220 devices. The TO-247 is similar but superior to the earlier TO-218 package because its isolated mounting hole. It also provides greater creepage distances between pins to meet the requirements of most safety specifications.

ORDERING INFORMATION	
Package	TO-247
Lead (Pb)-free	IRFPE450PbF
	SiHFPE450-E3
SnPb	IRFPE450
	SiHFPE450

ata SARAMETER	PARAMETER			LIMIT	UNI	
Drain-Source Voltage	Drain-Source Voltage			800	v	
Gate-Source Voltage	-			± 20	v	
Continuous Drain Current	V at 10 V	T _C = 25 °C		5.4	A	
	V _{GS} at 10 V	$T_C = 100 ^{\circ}C$	I _D	3.4		
Pulsed Drain Currenta			I _{DM}	22		
Linear Derating Factor				1.2	W/°	
Single Pulse Avalanche Energy ^b	Single Pulse Avalanche Energy ^b			490	m	
Repetitive Avalanche Current ^a	Repetitive Avalanche Current ^a			5.4	A	
Repetitive Avalanche Energy ^a			E _{AR}	15	m	
Maximum Power Dissipation	T _C = 25 °C		PD	150	W	
Peak Diode Recovery dV/dt ^c	-		dV/dt	2.0	V/n	
Operating Junction and Storage Temperature Range	rating Junction and Storage Temperature Range			- 55 to + 150	- °C	
Soldering Recommendations (Peak Temperature)	for	10 s	-	300 ^d		
Mounting Torque	6-32 or M3 screw			10	lbf ⋅	
				1.1	Ν·	

Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).

b. $V_{DD} = 50 \text{ V}$, starting $T_J = 25 \text{ °C}$, L = 31 mH, $R_G = 25 \Omega$, $I_{AS} = 5.4 \text{ A}$ (see fig. 12).

c. $I_{SD} \le 5.4$ A, dI/dt ≤ 120 A/µs, $V_{DD} \le 600$, $T_J \le 150$ °C.

d. 1.6 mm from case.

* Pb containing terminations are not RoHS compliant, exemptions may apply

IRFPE40, SiHFPE40

Vishay Siliconix



THERMAL RESISTANCE RAT	TINGS						
PARAMETER	SYMBOL	TYP. MAX.			UNIT		
Maximum Junction-to-Ambient	R _{thJA}	- 40 0.24 - - 0.83					
Case-to-Sink, Flat, Greased Surface	R _{thCS}				°C/W		
Maximum Junction-to-Case (Drain)	R _{thJC}						
SPECIFICATIONS T _J = 25 °C, u	unless otherv	vise noted					
PARAMETER	SYMBOL		ONDITIONS	MIN.	TYP.	MAX.	UNIT
Static				1	1	1	I
Drain-Source Breakdown Voltage	V _{DS}	V _{GS} = 0 V	, I _D = 250 μA	800	-	-	V
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_{J}$	Reference to	25 °C, I _D = 1 mA	-	0.98	-	V/°C
Gate-Source Threshold Voltage	V _{GS(th)}	$V_{DS} = V_{GS}, I_D = 250 \mu A$		2.0	-	4.0	V
Gate-Source Leakage	I _{GSS}	$V_{GS} = \pm 20 \text{ V}$		-	-	± 100	nA
		$V_{DS} = 800 \text{ V}, V_{GS} = 0 \text{ V}$ $V_{DS} = 640 \text{ V}, V_{GS} = 0 \text{ V}, T_J = 125 \text{ °C}$		-	-	100	- μΑ
Zero Gate Voltage Drain Current	I _{DSS}			-	-	500	
Drain-Source On-State Resistance	R _{DS(on)}	V _{GS} = 10 V	I _D = 3.2 A ^b	-	-	2.0	Ω
Forward Transconductance		V _{DS} = 100	V, I _D = 3.2 A ^b	3.0	-	-	S
Dynamic							1
Input Capacitance	C _{iss}	V _{GS} = 0 V, V _{DS} = 25 V, f = 1.0 MHz, see fig. 5		-	1900	-	pF
Output Capacitance	C _{oss}			-	470	-	
Reverse Transfer Capacitance	C _{rss}			-	280	-	
Total Gate Charge	Qg			-	-	130	
Gate-Source Charge	Q _{gs}	V _{GS} = 10 V	$_{\rm D} = 5.4 \text{ A}, \text{ V}_{\rm DS} = 400 \text{ V},$ see fig. 6 and 13 ^b	-	-	17	nC
Gate-Drain Charge	Q _{gd}	see fig. 6 and 13°		-	-	72	-
Turn-On Delay Time	t _{d(on)}			-	16	-	
Rise Time	t _r	$V_{DD} = 400 \text{ V}, \text{ I}_D = 5.4 \text{ A},$ $\text{R}_\text{G} = 9.1 \ \Omega, \text{ R}_\text{D} = 75 \ \Omega, \text{ see fig. } 10^\text{b}$		-	36	-	- ns
Turn-Off Delay Time	t _{d(off)}			-	100	-	
Fall Time	t _f			-	32	-	
Internal Drain Inductance	L _D	Between lead, 6 mm (0.25") from package and center of die contact		-	5.0	-	nH
Internal Source Inductance	L _S			-	13	-	
Drain-Source Body Diode Characteristic	s			•			1
Continuous Source-Drain Diode Current	I _S	MOSFET symbol showing the integral reverse p - n junction diode		-	-	5.4	- A
Pulsed Diode Forward Current ^a	I _{SM}			-	-	22	
Body Diode Voltage	V_{SD}	$T_J = 25 \ ^\circ C, \ I_S = 5.4 \ A, \ V_{GS} = 0 \ V^b$		-	-	1.8	V
Body Diode Reverse Recovery Time	t _{rr}	- T _J = 25 °C, I _F = 5.4 A, dl/dt = 100 A/µs ^b		-	550	830	ns
Body Diode Reverse Recovery Charge	Q _{rr}			-	2.4	3.6	μC
Forward Turn-On Time	t _{on}	Intrinsic turn-or	n-on is dor	minated by L_S and L_D)			

Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).

b. Pulse width \leq 300 µs; duty cycle \leq 2 %.








Fig. 1 - Typical Output Characteristics, $T_C = 25$ °C





Fig. 2 - Typical Output Characteristics, T_C = 150 °C






Fig. 4 - Normalized On-Resistance vs. Temperature

IRFPE40, SiHFPE40

Vishay Siliconix






Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage





Fig. 8 - Maximum Safe Operating Area






Fig. 9 - Maximum Drain Current vs. Case Temperature




Fig. 10a - Switching Time Test Circuit






Fig. 10b - Switching Time Waveforms








Fig. 12a - Unclamped Inductive Test Circuit





Fig. 12b - Unclamped Inductive Waveforms


www.DataSheet4U.com

IRFPE40, SiHFPE40

Vishay Siliconix













Fig. 13a - Basic Gate Charge Waveform









Peak Diode Recovery dV/dt Test Circuit

* $V_{GS} = 5 V$ for logic level devices

Fig. 14 - For N-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see http://www.vishay.com/ppg?91247.

www.DataSheet4U.com



Vishay

Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.

www.DataSheet4U.com