SID11x2K SCALE-iDriver Family



Up to 8 A Single Channel IGBT/MOSFET Gate Driver Providing Reinforced Galvanic Isolation

Product Highlights

Highly Integrated, Compact Footprint

- Split outputs providing up to 8 A peak drive current
- Integrated FluxLink[™] technology providing safe isolation between primary-side and secondary-side
- Rail-to-rail stabilized output voltage
- Unipolar supply voltage for secondary-side •
- Suitable for 600 V / 650 V / 1200 V IGBT and MOSFET switches •
- Up to 250 kHz switching frequency •
- Low propagation delay time 260 ns
- Propagation delay jitter ±5 ns
- -40 °C to 125 °C operating ambient temperature
- · High common-mode transient immunity
- eSOP package with 9.5 mm creepage and clearance

Advanced Protection / Safety Features

- Undervoltage lock-out protection for primary and secondary-side (UVLO) and fault feedback
- Short-circuit protection using V_{CESAT} monitoring and fault feedback Advanced Soft Shut Down (ASSD)
- •

Full Safety and Regulatory Compliance

- 100% production partial discharge test
- 100% production HIPOT compliance testing at 6 kV RMS 1 s
- Reinforced insulation meets VDE 0884-10

Green Package

Halogen free and RoHS compliant

Applications

- General purpose and servo drives
- · UPS, solar, welding inverters and power supplies

Description

The SID11x2K is a single channel IGBT and MOSFET driver in an eSOP package. Reinforced galvanic isolation is provided by Power Integrations' innovative solid insulator FluxLink technology. The up to 8 A peak output drive current enables the product to drive devices up to 450 A (typical) without requiring any additional active components. For gate drive requirements that exceed the stand-alone capability of the SID1182K's, an external amplifier (booster) may be added. Stable positive and negative voltages for gate control are provided by one unipolar isolated voltage source.

Additional features such as short-circuit protection (DESAT) with Advanced Soft Shut Down (ASSD), undervoltage lock-out (UVLO) for primary-side and secondary-side and rail-to-rail output with temperature and process compensated output impedance guarantee safe operation even in harsh conditions.

Controller (PWM and fault) signals are compatible with 5 V CMOS logic, which may also be adjusted to 15 V levels by using external resistor divider.


Product Portfolio

| Product ¹ | Peak Output Drive Current | | |
|----------------------|---------------------------|--|--|
| SID1112K | 1.0 A | | |
| SID1132K | 2.5 A | | |
| SID1152K | 5.0 A | | |
| SID1182K | 8.0 A | | |

Table 1. SCALE-iDriver Portfolio. Notes: 1. Package: eSOP-R16B.



Figure 2. eSOP-R16B Package.



www.power.com

This Product is Covered by Patents and/or Pending Patent Applications.




Figure 3. Functional Block Diagram.

Pin Functional Description

VCC Pin (Pin 1):

This pin is the primary-side supply voltage connection.

GND Pin (Pin 3-6):

This pin is the connection for the primary-side ground potential. All primary-side voltages refer to the pin.

IN Pin (Pin 7):

This pin is the input for the logic command signal.

SO Pin (Pin 8):

This pin is the output for the logic fault signal (open drain).

NC Pin (Pin 9):

This pin must be un-connected. Minimum PCB pad size for soldering is required.

VEE Pin (Pin 10):

Common (IGBT emitter/MOSFET source) output supply voltage.

VCE Pin (Pin 11):

This pin is the desaturation monitoring voltage input connection.

VGXX Pin (Pin 12):

This pin is the bootstrap and charge pump supply voltage source.

GH Pin (Pin 13):

This pin is the driver output – sourcing current (turn-on) connection.

VISO Pin (Pin 14):


This pin is the input for the secondary-side positive supply voltage.


COM Pin (Pin 15): This pin provides the secondary-side reference potential.

···· F··· F·····

GL Pin (Pin 16):

This pin is the driver output – sinking current (turn-off).







SCALE-iDriver Functional Description

The single channel SCALE-iDriver[™] family is designed to drive IGBTs and MOSFETs or other semiconductor power switches with a blocking voltage of up to 1200 V and provide reinforced isolation between micro-controller and the power semiconductor switch. The logic input (PWM) command signals applied via the IN pin and the primary supply voltage supplied via the VCC pin are both reference to the GND pin. The working status of the power semiconductor switch and SCALE-iDriver is monitored via the SO pin.

PMW command signals are transferred from the primary (IN) to secondary-side via FluxLink isolation technology. The GH pin supplies a positive gate voltage and charges the semiconductor gate during the turn-on process. The GL pin supplies the negative voltage and discharges the gate during the turn-off process.

Short-circuit protection is implemented using a desaturation detection technique monitored via the VCE pin. After the SCALE-iDriver detects a short-circuit, the semiconductor turn-off process is implemented using an Advanced Soft Shut Down (ASSD) technique.

Power Supplies

The SID11x2K requires two power supplies. One is the primary-side (V_{vcc}) which powers the primary-side logic and communication with the secondary (insulated) side. One supply voltage is required for the secondary-side, V_{TOT} is applied between the VISO pin and the COM pin. V_{TOT} needs to be insulated from the primary-side and must provide at least the same insulation capabilities as the SCALE-iDriver. V_{TOT} must have a low capacitive coupling to the primary or any other secondary-side. The positive gate-emitter voltage is provided by V_{VISO} which is internally generated and stabilized to 15 V (typically) with respect to VEE. The negative gate-emitter voltage is provided by V_{VEE} with respect to COM. Due to the limited current sourcing capabilities of the VEE pin, any additional load needs to be applied between the VISO and COM pins. No additional load between VISO and VEE pins or between VEE and COM pins is allowed.

Input and Fault Logic (Primary-Side)

The input (IN) and output (SO) logic is designed to work directly with micro-controllers using 5 V CMOS logic. If the physical distance between the controller and the SCALE-iDriver is large or if a different logic level is required the resistive divider in Figure 5, or Schmitt-trigger ICs (Figures 13 and 14) can be used. Both solutions adjust the logic level as necessary and will also improve the driver's noise immunity.

Gate driver commands are transferred from the IN pin to the GH and GL pins with a propagation delay $t_{_{P(LH)}}$ and $t_{_{P(HL)}}$.

During normal operation, when there is no fault detected, the SO pin stays at high impedance (open). Any fault is reported by connecting the SO pin to GND. The SO pin stays low as long as the V_{vcc} voltage (primary-side) stays below UVLO_{vcc'} and the propagation delay is negligible. If desaturation is detected (there is a short-circuit), or the supply voltages V_{viso'} V_{vee'} (secondary-side) drop below UVLO_{viso'} UVLO_{vee'} the SO status changes with a delay time t_{FAULT} and keeps status low for a time defined as t_{so}. In case of a fault condition the driver applies the off-state (the GL pin is connected to COM). During the t_{so} period, command signal transitions from the IN pin are ignored. A new turn-on command transition is required before the driver will enter the on-state.

The SO pin current is defined as $I_{_{\rm SO}}\text{;}$ voltage during low status is defined as $V_{_{\rm SO(FAULT)}}\text{.}$

Output (Secondary-Side)

The gate of the power semiconductor switch to be driven can be connected to the SCALE-iDriver output via pins GH and GL, using two different resistor values. Turn-on gate resistor $\rm R_{GON}$ needs to be






Figure 5. Increased Threshold Voltages $V_{_{IN+IT}}$ and $V_{_{IN+HT}}$ For $R_1 = 3.3 \text{ k}\Omega$ and $R_2 = 1 \text{ k}\Omega$ the IN Logic Level is 15 V.

connected to the GH pin and turn-off gate resistor $R_{\rm GOFF}$ to the GL pin. If both gate resistors have the same value, the GL and GH pins can be connected together. Note: The SCALE-iDriver data sheet defines the $R_{\rm GH}$ and $R_{\rm GL}$ values as total resistances connected to the respective pins GH and GL. Note that most power semiconductor data sheets specify an internal gate resistor $R_{\rm GINT}$ which is already integrated into the power semiconductor switch. In Addition to $R_{\rm GINT}$ external resistor devices $R_{\rm GON}$ and $R_{\rm GOFF}$ are specified to setup the gate current levels to the application requirements. Consequently, $R_{\rm GH}$ is the sum of $R_{\rm GON}$ and $R_{\rm GINT}$, as shown in Figures 9 and 10. Careful consideration should be given to the power dissipation and peak current associated with the external gate resistors.

The GH pin output current source ($I_{\rm GH}$) of SID1182K is capable of handling up to 7.3 A during turn-on, and the GL pin output current source ($I_{\rm GL}$) is able to sink up to 8.0 A during turn-off. The SCALE-iDriver's internal resistances are described as $R_{\rm GHI}$ and $R_{\rm GLI}$ respectively. If the gate resistors for SCALE-iDriver family attempt to draw a higher peak current, the peak current will be internally limited to a safe value, see Figures 6 and 7. Figure 8 shows the peak current










Figure 7. Turn-Off Peak Output Current (Sink) vs. Ambient Temperature. Conditions: V_{VCC} = 5 V, $V_{\tau o \tau}$ = 25 V, f_s = 20 kHz, Duty Cycle = 50%

that can be achieved for a given supply voltage for same gate resistor values, load capacitance and layout design.

Short-Circuit Protection


The SCALE-iDriver uses the semiconductor desaturation effect to detect short-circuits and protects the device against damage by employing an Advanced Soft Shut Down (ASSD) technique. Desaturation can be detected using two different circuits, either with diode sense circuitry D_{vCE} (Figure 10) or with resistors R_{vCEX} (Figure 9). With the help of a well stabilized V_{vISO} and a Schottky diode (D_{STO}) connected between semiconductor gate and VISO pin the short-circuit current value can be limited to a safe value.

During the off-state, the VCE pin is internally connected to the COM pin and C_{RES} is discharged (red curve in Figure 11 represents the potential of the VCE pin). When the power semiconductor switch receives a turn-on command, the collector-emitter voltage (V_{CE}) decreases from the off-state level same as the DC-link voltage to a normally much lower on-state level (see blue curve in Figure 11) and C_{RES} begins to be charged up to the V_{CE} saturation level (V_{CE SAT}). C_{RES} charging time depends on the resistance of R_{VCEX} (Figure 9), DC-link voltage and C_{RES} and R_{VCE} value. The V_{CE} voltage during on-state is continuously observed and compared with a reference voltage, V_{DES}. The V_{DES} level is optimized for IGBT applications. As soon as V_{CE}>V_{DES} (red circle in Figure 11), the driver turns off the power semiconductor switch with a controlled collector current slope, limiting the V_{CE} overvoltage excursions to below the maximum collector-emitter voltage (V_{CES}). Turn-on commands during this time and during t_{so} are ignored, and the SO pin is connected to GND.

The response time t_{RES} is the C_{RES} charging time and describes the delay between V_{CE} asserting and the voltage on the VCE pin rising (see Figure 11). Response time should be long enough to avoid false tripping during semiconductor turn-on and is adjustable via R_{RES} and C_{RES} (Figure 10) or R_{VCE} and C_{RES} (Figure 9) values. It should not be longer than the period allowed by the semiconductor manufacturer.

Safe Power-Up and Power-Down

During driver power-up and power-down, several unintended input / output states may occur. In order to avoid these effects, it is recommended that the IN pin is kept at logic low during power-up



Secondary-Side Total Supply Voltage – V_{TOT} (V)

Figure 8. Turn-On and Turn-Off Peak Output Current vs. Secondary-Side Total Supply Voltage ($V_{\tau \sigma \tau}$). Conditions: $V_{VCC} = 5 V$, $T_J = 25 °C$, $R_{GH} = 4 \Omega$, $R_{GL} = 3.4 \Omega$, $C_{LOAD} = 100 nF$, $f_S = 1 kHz$, Duty Cycle = 50%.




Figure 9. Short-Circuit Protection using a Resistor Chain R_{VCEX}.

and power-down. Any supply voltage related to VCC, VISO, VEE and VGXX pins should be stabilized using ceramic capacitors C₁, C_{S1X}, C_{S2X}, C_{GXX} respectively as shown in Figures 13 and 14. After supply voltages reach their nominal values, the driver will begin to function after a time delay t_{START}.

Short-Pulse Operation

If command signals applied to the IN pin are shorter than the minimum specified by $t_{\mbox{\scriptsize GE}(MIN)}$, then SCALE-iDriver output signals, GH and GL pins, will extend to value $t_{\mbox{\scriptsize GE}(MIN)}$. The duration of pulses longer than $t_{\mbox{\scriptsize GE}(MIN)}$ will not be changed.






Figure 10. Short-Circuit Protection Using Rectifier Diode D_{vcr}-

Advanced Soft Shut Down (ASSD)

This function is activated after a short-circuit is detected. It protects the power semiconductor switch against destruction by ending the turn-on state and limiting the current slope in order to keep momentary V_{CE} overvoltages below V_{CES} . This function is particularly suited to IGBT applications. Figure 12 shows how the ASSD function operates. The V_{CE} desaturation is visible during time period P1 (yellow line). During this time, the gate-emitter voltage (green line) is kept very stable. Collector current (pink line) is also well stabilized and limited




Figure 11. Short-Circuit Protection Using Resistors Chain R_{VCEX}.

to a safe value. At the end of period P1, V_{GE} is reduced during t_{FSSD1}. Due to collector current decrease a small V_{GE} overvoltage is seen. During t_{FSSD1} V_{GE} is further reduced and the gate of the power semiconductor switch is further discharged. During t_{FSSD2} additional small V_{CE} overvoltage events may occur. Once V_{GE} drops below the gate threshold of the IGBT, the collector current has decayed almost to zero and the remaining gate charge is removed – ending the short-circuit event. The whole short-circuit current detection and safe switch-off is lower than 10 µs (8 µs in this example).




Figure 12. Advanced Soft Shut Down Function.



Application Examples and Components Selection

Figures 13 and 14 show the schematic and typical components used for a SCALE-iDriver design. In both cases the primary-side supply voltage (V_{vcc}) is connected between VCC and GND pins and supported through a supply bypass ceramic capacitor C₁ (4.7 μ F typically). If the command signal voltage level is higher than the rated IN pin voltage (in this case 15 V) a resistive voltage divider should be used. Additional capacitor C_F and Schmitt trigger IC₁ can be used to provide input signal filtering. The SO output has 5 V logic and the R_{SO} is selected so that it does not exceed absolute maximum rated I_{SO} current.

The secondary-side isolated power supply (V_{TOT}) is connected between VISO and COM. The positive voltage rail (V_{VISO}) is supported through 4.7 μF ceramic capacitors C_{S21} and C_{S22} connected in parallel. The negative voltage rail (V_{VEE}) is similarly supported through capacitors

 $C_{_{S11}}$ and $C_{_{S12}}.$ The gate charge will vary according to the type of power semiconductor switch that is being driven. Typically, $C_{_{S11}}$ + $C_{_{S12}}$ should be at least 3 μ F multiplied by the total gate charge of the power semiconductor switch ($Q_{_{GATE}}$) divided by 1 μ C. A 10 nF capacitor $C_{_{GXX}}$ is connected between the GH and VGXX pins.

The gate of the power semiconductor switch is connected through resistor $R_{\rm GON}$ to the GH pin and by $R_{\rm GOFF}$ to the GL pin. If the value of $R_{\rm GON}$ is the same as $R_{\rm GOFF}$ the GH pin can be connected to the GL pin and a common gate resistor can be connected to the gate. In each case, proper consideration needs to be given to the power dissipation and temperature performance of the gate resistors.

To ensure gate voltage stabilization and collector current limitation during a short-circuit, the gate is connected to the VISO pin through a Schottky diode $\rm D_{STO}$ (for example PMEG4010).





Figure 13. SCALE-iDriver Application Example Using a Resistor Network for Desaturation Detection.







To avoid parasitic power-switch-conduction during system power-on, the gate is connected to COM through 6.8 k Ω resistor.

Figure 13 shows how switch desaturation can be measured using resistors $R_{vCE2} - R_{vCE11}$. In this example all the resistors have a value of 100 k Ω and 1206 size. The total resistance is 1 M Ω . The resistors should be chosen to limit current to between 0.6 mA to 0.8 mA at maximum DC-link voltage. The sum of $R_{vCE2} - R_{vCE11}$ should be approximately 1 M Ω for 1200 V semiconductors and 500 k Ω for 600 V semiconductors. In each case the resistor string must provide sufficient creepage and clearance distances between collector of the semiconductor and SCALE-iDriver. The low leakage diode D_{cL} keeps the short-circuit duration constant over a wide DC-link voltage range.

Response time is set up through $R_{_{VCE}}$ and $C_{_{RES}}$ (typically 120 k Ω and 33 pF respectively for 1200 V semiconductors). If short-circuit detection proves to be too sensitive, the $C_{_{RES}}$ value can be increased. The maximum short-circuit duration must be limited to the maximum value given in the semiconductor data sheet.

Figure 14 illustrates how diodes D_{vCE1} and D_{vCE2} may be used to measure switch desaturation. For insulation, two diodes in SMD packages are used (STTH212U for example). R_{RES} connected to VISO guarantees current flow through the diodes when the semiconductor is in the on-state. When the switch desaturates, C_{RES} starts to be charged through R_{RES} . In this configuration the response time is controlled by R_{RES} and C_{RES} . In this application example $C_{RES} = 33 \text{ pF}$ and $R_{RES} = 62 \text{ k}\Omega$; if desaturation is too sensitive or the short-circuit duration too long, both C_{RES} and R_{RES} can be adjusted.

Figure 15 shows the recommended PCB layout and corresponds to the schematic in Figure 13. The PCB is a two layer design. It is important to ensure that PCB traces do not cover the area below the desaturation resistors or diodes D_{vCE1} and D_{vCE2} . This is a critical design requirement to avoid coupling capacitance with the SCALE-iDriver's VCE pin and isolation issues within the PCB.

Gate resistors are located physically close to the power semiconductor switch. As these components can get hot, it is recommended that they are placed away from the SCALE-iDriver.

Power Dissipation and IC Junction Temperature Estimation

First calculation in designing the power semiconductor switch gate driver stage is to calculate the required gate power - P_{DRV} . The power is calculated based on equation 1:

$$P_{DRV} = Q_{GATE} \times f_S \times V_{TOT} \tag{1}$$

where,

 $Q_{\rm GATE}$ – Controlled power semiconductor switch gate charge (derived for the particular gate potential range defined by $\rm V_{TOT}$). See semiconductor manufacturer data sheet.

 $f_{\rm S}$ – Switching frequency which is same as applied to the IN pin of SCALE-iDriver.

V_{TOT} – SCALE-iDriver secondary-side supply voltage.

In addition to P_{DRW} P_{p} (primary-side IC power dissipation) and P_{SNL} (secondary-side IC power dissipation without capacitive load) must be considered. Both are ambient temperature and switching frequency dependent (see typical performance characteristics).

$$P_{P} = V_{VCC} \times I_{VCC}$$
(2)
$$P_{SNL} = V_{TOT} \times I_{VISO}$$
(3)

During IC operation, the $\mathsf{P}_{\mathsf{DRV}}$ power is shared between turn-on $(\mathsf{R}_{\mathsf{GH}})$, turn-off $(\mathsf{R}_{\mathsf{GL}})$ external gate resistors and internal driver resistances $\mathsf{R}_{\mathsf{GHI}}$ and R_{GL} . For junction temperature estimation purposes, the dissipated power under load $(\mathsf{P}_{\mathsf{OL}})$ inside the IC can be calculated accordingly to equation 4:

$$P_{OL} = 0.5 \times Q_{GATE} \times f_S \times V_{TOT} \times \left(\frac{R_{GHI}}{R_{GHI} + R_{GH}} + \frac{R_{GHL}}{R_{GHL} + R_{GL}}\right)$$
(4)

 $\rm R_{_{GH}}$ and $\rm R_{_{GL}}$ represent sum of external ($\rm R_{_{GON'}}$ $\rm R_{_{GOFF}}$) and power semiconductor internal gate resistance ($\rm R_{_{GINT}}$):

$$R_{GH} = R_{GON} + R_{GINT}$$

 $R_{GL} = R_{GOFF} + R_{GINT}$

Total IC power dissipation ($P_{\mbox{\tiny DIS}}$) is estimated as sum of equations 2, 3 and 4:

$$P_{DIS} = P_P + P_{SNL} + P_{OL} \tag{5}$$

The operating junction temperature (T_{J}) for given ambient temperature (T_{a}) can be estimated according to equation 6:

$$T_J = \theta_{JA} \times P_{DIS} + T_A \tag{6}$$

Example

An example is given below,

 $\begin{array}{l} f_{\rm S} = 20 \ {\rm kHz}, \ {\rm T_A} = 85 \ {\rm ^oC}, \ {\rm V_{_{TOT}}} = 25 \ {\rm V}, \ {\rm V_{_{VCC}}} = 5 \ {\rm V}. \\ {\rm Q_{_{GATE}}} = 2.5 \ {\rm \mu C} \ ({\rm the \ gate \ charge \ value \ here \ should \ correspond \ to \ selected \ {\rm V_{_{TOT}}}), \ {\rm R_{_{GINT}}} = 2.5 \ {\rm \Omega}, \ {\rm R_{_{OOR}}} = {\rm R_{_{OOFF}}} = 1.8 \ {\rm \Omega}. \end{array}$

 $\begin{array}{l} {\mathsf{P}_{_{\mathsf{DRV}}}=2.5~\mu C\times 20~kHz\times 25~V=1.25~W,~according~to~equation~1.}\\ {\mathsf{P}_{_{\mathsf{P}}}=5~V\times 13.5~mA=67~mW,~according~to~equation~2~(see~Figure~18).}\\ {\mathsf{P}_{_{\mathsf{SNL}}}=25~V\times 7.5~mA=185~mW,~according~to~equation~3~(see~Figure~20).} \end{array}$

The dissipated power under load is:

$$P_{\text{oL}} = 0.5 \times 2.5 \,\mu\text{C} \times 20 \,\text{kHz} \times 25 \,\text{V} \times \frac{1.45 \,\Omega}{1.45 \,\Omega + 4.3 \,\Omega} + \frac{1.2 \,\Omega}{1.2 \,\Omega + 4.3 \,\Omega} \cong 0.3 \,W,$$

according to equation 4.

 $\begin{array}{l} {\sf R}_{\rm GHI} = 1.45~\Omega \text{ as maximum data sheet value.} \\ {\sf R}_{\rm GHL} = 1.2~\Omega \text{ as maximum data sheet value.} \\ {\sf R}_{\rm GH} = {\sf R}_{\rm GL} = 1.8~\Omega + 2.5~\Omega = 4.3~\Omega. \end{array}$

 $\label{eq:PDIS} \begin{array}{l} P_{\text{DIS}} = 67 \text{ mW} + 185 \text{ mW} + 300 \text{ mW} = 552 \text{ mW} \text{ according to equation 5.} \\ T_1 = 67 \text{ °C/W} \times 552 \text{ mW} + 85 \text{ °C} = 122 \text{ °C} \text{ according to equation 6.} \end{array}$

Estimated junction temperature for this design would be approximately 122 °C and is lower than the recommended maximum value. As the gate charge is not adjusted to selected $V_{\mbox{\scriptsize TOT}}$ and internal IC resistor values are maximum values, it is understood that the example represents worst-case conditions.



Table 2 describes the recommended capacitor and resistor characteristics and layout requirements to achieve optimum performances of SCALE-iDriver.

| Pin | Return to Pin | Recommended Value | Symbol | Notes |
|------|---------------|----------------------|---|---|
| VCC | GND | 4.7 μF | C ₁ | VCC blocking capacitor needs to be placed close to IC. Enlarged loop could result in inadequate VCC supply voltage during operation. |
| VISO | VEE | 4.7 μF | C ₅₂₁ /C ₅₂₂ | 25V X7R type is recommended. Example part number could be Murata 25 V part #GRM31CR71E475KA88. This capacitor needs to be close to IC pins. |
| VEE | СОМ | 4.7 μF | C ₅₁₁ /C ₅₁₂ | 25 V X7R type is recommended. Example part number could be Murata 25 V part #GRM31CR71E-475KA88. This capacitor needs to be close to IC pins. |
| VGXX | GH | 10 nF | C _{GXX} | To avoid mis-operation, this pin should not be connected to anything else. This capacitor needs to be as close to IC pins as possible. 25 V X7R type is recommended. Example part number could be Yageo 25 V part#CC0603KRX7R9BB103. |
| VCE | СОМ | 33 pF | C _{RES} | Select C_{RES} to achieve needed desaturation protection response time. 50 V COG/NPO is recommended. A value of 33 pF is initially recommended. Example part number could be KEMET 50 V part C0603C330J5GACTU. Any net and any other layer should provide sufficient distance to components C_{RES} in order to avoid parasitic effects (capacitance) |
| VCE | | | $\begin{array}{c} R_{VCE'} D_{VCE'} C_{RES'} \\ R_{RES'} D_{CL} \end{array}$ | Select R_{vce} or R_{res} for the proper operation of the short-circuit protection. Any net and any other layer should provide sufficient distance to components $R_{vce'}$ $D_{vce'}$ $R_{res'}$ and D_{cL} in order to avoid parasitic effects. |

Table 2. PCB Layout and Component Guidelines.






Figure 15a. Top View of Recommended PCB Layout. Corresponds to Schematic Shown in Figure 13.




Figure 15b. Bottom View of Recommended PCB Layout. Corresponds to Schematic Shown in Figure 13.



| Parameter | Symbol | Conditions | Min | Max | Units |
|--|-------------------|---|------|------------------------|-------|
| Absolute Maximum Ratings ¹ | | | | 1 1 | |
| Primary-Side Supply Voltage ² | V _{vcc} | VCC to GND | -0.5 | 6.5 | V |
| Secondary-Side Total Supply Voltage | V _{TOT} | VISO to COM | -0.5 | 30 | V |
| Secondary-Side Positive Supply Voltage | V _{VISO} | VISO to VEE | -0.5 | 17.5 | V |
| Secondary-Side Negative Supply Voltage | V_{VEE} | VEE to COM | -0.5 | 15 | V |
| Logic Input Voltage (command signal) | V _{IN} | IN to GND | -0.5 | V _{vcc} + 0.5 | V |
| Logic Output Voltage (fault signal) | V _{so} | SO to GND | -0.5 | V _{vcc} + 0.5 | V |
| Logic Output Current (fault signal) | I _{so} | Positive Current Flowing into the Pin | | 10 | mA |
| VCE Pin Voltage | V _{VCE} | VCE - COM | -0.5 | V _{TOT} + 0.5 | V |
| Switching Frequency | f _s | | | 250 | kHz |
| Storage Temperature | Τ _s | | -65 | 150 | °C |
| Operating Junction Temperature | Т, | | -40 | 150 ³ | °C |
| Operating Ambient Temperature | T _A | | -40 | 125 | °C |
| Operating Case Temperature | T _c | | -40 | 125 | °C |
| Input Power Dissipation ⁴ | P _P | $V_{} = 5 V_{} V_{} = 28 V_{}$ | | 188 | m)// |
| Output Power Dissipation ^₄ | Ps | $V_{vcc} = 5 V, V_{tot} = 28 V,$ $T_{A} = 25 °C$ | | 1602 | mW |
| Total IC Power Dissipation ^₄ | P _{DJS} | f _s = 250 kHz | | 1790 | mW |

NOTES:

1. Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device.

2. Defined as peak voltage measured directly on VCC pin.

3. Transmission of command signals could be affected by PCB layout parasitic inductances at junction temperatures higher than recommended.

4. Input Power Dissipation refers to equation 2. Output Power Dissipation is secondary-side IC power dissipation without capacitive load (P_{SNL} , equation 3) and dissipated power under load (P_{OL} , equation 4). Total IC power dissipation is sum of P_{P} and P_{S} .

Thermal Resistance

Notes:

1. 2 oz. (610 g/m²) copper clad. Measured with layout shown in Figure 15. 2. The case temperature is measured at the plastic surface at the top

of the package.

| Parameter | Conditions | Rating | Units |
|--------------------------------|--|--------|-------|
| Ratings for UL1577 | 1 | 1 | 1 |
| Primary-Side Current Rating | Current at Pin 1 (VCC) $T_A = 125 \text{ °C}$ | 34 | mA |
| Primary-Side Power Rating | T _A = 25 °C | 180 | mW |
| | Current at Pin 14 (VISO) $T_A = 125 \text{ °C}$ | 27 | mA |
| Secondary-Side | Peak Current at Pin 13 (GH) / 16 (GL), T _A = 125 °C Frequency = 250 kHz (SID1182K) | 6.1 | |
| Current Rating | Peak Current at Pin 13 (GH) / 16 (GL), T _A = 125 °C Frequency = 250 kHz (SID1152K) | 4 | A |
| | Peak Current at Pin 13 (GH) / 16 (GL), T _A = 125 °C Frequency = 250 kHz (SID1132K) | 2 | |
| Secondary-Side Power Rating | T _A = 25 °C | 800 | mW |



| Parameter | Symbol | Conditions $T_{j} = -40 \text{ °C to } +125 \text{ °C}$ See Note 1 (Unless Otherwise Specified) | Min | Тур | Max | Units |
|---|--------------------------|--|------|-------|------|-------|
| Recommended Operation | Conditions | | 1 | | | 1 |
| Primary-Side Supply Voltage | V _{vcc} | VCC – GND | 4.75 | | 5.25 | v |
| Secondary-Side Total Supply Voltage | V _{TOT} | VISO – COM | 22 | | 28 | V |
| Logic Low Input Voltage | V _{IL} | | | | 0.5 | v |
| Logic High Input Voltage | V _{IH} | | 3.3 | | | V |
| Switching Frequency | f _s | | 0 | | 75 | kHz |
| Operating IC Junction Temperature | Т, | | -40 | | 125 | °C |
| Electrical Characteristics | 1 | | | | 1 | 1 |
| Logic Low Input Threshold Voltage | $V_{\text{IN+LT}}$ | $f_s = 0 Hz$ | 0.6 | 1.25 | 1.8 | V |
| Logic High Input Threshold Voltage | $V_{\rm in+ht}$ | $f_s = 0 Hz$ | 1.7 | 2.2 | 3.05 | V |
| Logic Input Voltage Hysteresis | $V_{\rm IN+HS}$ | $f_s = 0 Hz$ | 0.1 | | | v |
| | | V _{IN} = 5 V | 56 | 113 | 165 | |
| Input Bias Current | I _{IN} | V _{IN} > 3 V See Note 12 | | 106 | | μΑ |
| | | V _{IN} = 0 V | 4 | 11 | 17 | |
| Supply Current | Ŧ | V _{IN} = 5 V | | 16 | 23 | |
| (Primary-Side) | I _{vcc} | $f_s = 20 \text{ kHz}$ | | 14.5 | 20 | - mA |
| | | f _s = 75 kHz | | 16.3 | 23 | |
| | | $V_{IN} = 0 V$ | | 6 | 8 | |
| Supply Current | - | V _{IN} = 5 V | | 7 | 9 | |
| (Secondary-Side) | I _{VISO} | f _s = 20 kHz | | 7.4 | 10 | - mA |
| | | f _s = 75 kHz | | 10.3 | 14 | |
| Dowen Comple | | Clear Fault | | 4.28 | 4.65 | |
| Power Supply Monitoring Threshold | UVLO _{vcc} | Set Fault | 3.85 | 4.12 | | v |
| (Primary-Side) | | Hysteresis, See Notes 3, 4 | 0.02 | | | |
| Power Supply | | Clear Fault | | 12.85 | 13.5 | |
| Monitoring Threshold (Secondary-Side, | UVLO _{VISO} | Set Fault, Note 3 | 11.7 | 12.35 | | v |
| Positive Rail V _{viso}) | | Hysteresis | 0.3 | | | |
| Power Supply Monitor- ing Blanking Time, V _{viso} | UVLO _{VISO(BL)} | Voltage Drop 13.5 V to 11.5 V See Note 12 | 0.5 | | | μS |
| Power Supply | | Clear Fault, V _{TOT} = 20 V | | 5.15 | 5.5 | |
| Monitoring Threshold (Secondary-Side, | UVLO _{VEE} | Set Fault, V _{TOT} = 20 V | 4.67 | 4.93 | | v |
| Negative Rail V _{vee}) | | Hysteresis | 0.1 | | | |



| Parameter | Symbol | T ₁ = -40 °C | litions C to +125 °C Otherwise Specified) | Min | Тур | Max | Units |
|--|-------------------------|--------------------------|--|------|-------|-------|-------|
| Electrical Characteristics | (cont.) | | | | | | |
| Power Supply Monitor- ing Blanking Time, V _{vee} | UVLO _{VEE(BL)} | | 95.5 V to 4.5 V Note 12 | 0.5 | | | μS |
| Secondary-Side Positive Supply Voltage Regulation | V _{VISO(HS)} | | _{τοτ} ≤ 30 V, ≤ 1.5 mA | 14.4 | 15.07 | 15.75 | v |
| | | V _{TOT} = 15 V, | V _{vee} set to 0 V | 0.1 | | | |
| VEE Source Capability | I _{VEE(SO)} | | / _{vee} set to 7.5 V Note 13 | 1.85 | 3.3 | 4.5 | mA |
| VEE Sink Capability | I _{VEE(SI)} | | _{vee} set to 12.5 V Note 13 | 1.74 | 3.1 | 4.5 | mA |
| DESAT Detection Level | V _{DES} | VCE-VEE | , V _{IN} = 5 V | 7.2 | 7.8 | 8.3 | V |
| DESAT Sink Current | I _{DES} | V _{VCE} = 10 | $V, V_{IN} = 0 V$ | 15 | 28 | 50 | mA |
| DESAT Bias Current | I _{DES(BS)} | $V_{VCE} - V_{VEE} = 4$ | 4.5 V, V _{IN} = 5 V | -0.5 | | 3 | μΑ |
| VCE Pin Capacitance | C _{VCE} | Between VCE and C | OM pins, See Note 12 | | 12.5 | | pF |
| Turn-On | + | T _J = 25 °C | , See Note 5 | 180 | 253 | 340 | |
| Propagation Delay | t _{P(LH)} | T ₁ = 125 °C | C, See Note 5 | 210 | 278 | 364 | ns |
| Turn-Off | | T _J = 25 °C | 200 | 262 | 330 | | |
| Propagation Delay | t _{P(HL)} | T ₁ = 125 °C | 211 | 287 | 359 | ns | |
| Minimum Turn-On and Off Pulses | t _{GE(MIN)} | See M | lote 12 | | | 650 | ns |
| | | No C _g , S | ee Note 7 | | 22 | 45 | |
| | | | SID1112K See Note 12 | | | 1125 | |
| | | C _G = 10 nF, | SID1132K See Note 12 | | | 450 | - |
| | | See Note 7 | SID1152K See Note 12 | | | 225 | |
| Output Rise Time | t _R | | SID1182K | 55 | 90 | 150 | ns |
| | | | SID1112K See Note 12 | | | N/A | |
| | | $C_{G} = 47 \text{ nF},$ | SID1132K See Note 12 | | | 1950 | |
| | | See Note 7 | SID1152K See Note 12 | | | 975 | |
| | | | SID1182K | 300 | 465 | 650 |] |



| Parameter | Symbol | Condi T ₁ = -40 °C See Note 1 (Unless 0 | to +125 °C | Min | Тур | Max | Units | | | | |
|--------------------------------------|--------------------|---|-------------------------|------|------|------|----------|--|------|--|--|
| Electrical Characteristics | (cont.) | 1 | | | | | | | | | |
| | | No C _G , Se | e Note 8 | | 18 | 45 | | | | | |
| | | | SID1112K See Note 12 | | | 1125 | | | | | |
| | | C _g = 10 nF See Note 8 | SID1132K See Note 12 | | | 450 | | | | | |
| | | See Note 8 | SID1152K See Note 12 | | | 225 | | | | | |
| Output Fall Time | t _F | | SID1182K | 40 | 81 | 150 | ns | | | | |
| | | | SID1112K See Note 12 | | | N/A | | | | | |
| | | C _g = 47 nF See Note 8 | SID1132K See Note 12 | | | 1950 | - | | | | |
| | | See Note 8 | SID1152K See Note 12 | | | 975 | | | | | |
| | | | SID1182K | 300 | 460 | 650 | | | | | |
| ACCD Data of Change | t _{FSSD1} | VGE change from 14.5 | V to 14 V, See Note 12 | | 60 | | | | | | |
| ASSD Rate of Change | t _{FSSD2} | VGE change from 14.5 | V to 2.5 V, See Note 12 | 950 | 1828 | 2800 | ns | | | | |
| Propagation Delay Jitter | | See No | ote 12 | | ±5 | | ns | | | | |
| Fault Signalization Delay Time | t _{fault} | See No | ote 10 | | 190 | 750 | ns | | | | |
| SO Fault Signalization time | t _{so} | | | 6.8 | 10 | 13.4 | μS | | | | |
| Power-On Start-Up Time | t _{start} | See No | ote 11 | | | 10 | ms | | | | |
| | | | SID1112K See Note 12 | 0.48 | | | | | | | |
| | | V _{GH} ≥ V _{TOT} - 8.8 V C _G = 470 nF | SID1132K See Note 12 | 1.2 | | | | | | | |
| | | See Note 13 | SID1152K See Note 12 | 2.4 | | | | | | | |
| Gate Sourcing Peak Current GH Pin | \mathbf{I}_{GH} | | SID1182K | 3.6 | 4.6 | 5.5 | A | | | | |
| | | $R_c = 0, C_c = 47 \text{ nF}$ | | | | | SID1112K | | 0.96 | | |
| | | | SID1132K | | 2.4 | | | | | | |
| | | $R_{G} = 0, C_{G} = 47 \text{ nF}$ See Notes 2, 12, 13 | SID1152K | | 4.8 | | | | | | |
| | | | SID1182K | | 7.3 | | | | | | |



| Parameter | Symbol | Condit T _J = -40 °C t See Note 1 (Unless O | :o +125 ℃ | Min | Тур | Max | Units |
|---|---|---|----------------------------------|------------------------|------|------|-------|
| Electrical Characteristics | s (cont.) | | | | | 1 | |
| | | | SID1112K See Note 12 | 0.52 | | | |
| | | V _{GL} ≤ 7.5 V C _G = 470 nF | SID1132K See Note 12 | 1.3 | | | |
| | | V _{GL} is Referenced to COM | SID1152K See Note 12 | 2.6 | | | |
| Gate Sinking Peak Current GL Pin | \mathbf{I}_{GL} | | SID1182K | 4 | 4.8 | 5.5 | A |
| | | | SID1112K | | 1.04 | | - |
| | | R = 0 C = 47 nF | SID1132K | | 2.6 | | - |
| | | $R_{G} = 0, C_{G} = 47 \text{ nF}$ See Notes 2, 12 | SID1152K | | 5.2 | | - |
| | | | SID1182K | | 7.8 | | - |
| | | | SID1112K See Note 12 | | | 12 | Ω |
| Turn-On Internal | R _{GHI} | I(GH) = -250 mA | SID1132K See Note 12 | | | 4.8 | |
| Gate Resistance | GRI | V _{IN} = 5 V | SID1152K See Note 12 | | | 2.4 | |
| | | | SID1182K | | 0.76 | 1.2 | |
| | | | SID1112K See Note 12 | | | 10 | |
| Turn-Off Internal | R _{gli} | I(GL) = 250 mA | SID1132K See Note 12 | | | 4 | |
| Gate Resistance | GLI | $V_{IN} = 0 V$ | SID1152K See Note 12 | | | 2 | |
| | | | SID1182K | | 0.68 | 1.1 | |
| | | I(GH) = 2 mA V_{IN} = 5 V, See Note 13 | SID1112K See Note 12 | | | | |
| Turn-On Gate | | I(GH) = 6.6 mA V _{IN} = 5 V, See Note 13 | SID1132K See Note 12 | | | | |
| Output Voltage | V _{GH(ON)} | I(GH) = 10 mA V _{IN} = 5 V, See Note 13 | SID1152K See Note 12 | V _{TOT} -0.04 | | | V |
| | | I(GH) = 20 mA V _{IN} = 5 V, See Note 13 | SID1182K | | | | |
| | | $I(GL) = -2 \text{ mA}$ $V_{IN} = 0 \text{ V}$ | SID1112K See Note 12 | | | | |
| Turn-Off Gate | Off Gate $I(GL) = -6.6 \text{ mA}$ SID1132K $V_{TW} = 0 \text{ V}$ See Note 12 | | | , . | | | |
| Output Voltage (Referred to COM Pin) | $V_{GL(OFF)}$ | I(GL) = -10 mA V _{IN} = 0 V | SID1152K See Note 12 | | | 0.04 | V |
| | | I(GL) = -20 mA V _{IN} = 0 V | SID1182K | | | | |
| SO Output Voltage | V _{SO(FAULT)} | Fault Condition, I _{so} = | 3.4 mA, V _{vcc} ≥ 3.9 V | | 210 | 450 | mV |



| Parameter | Symbol | Conditions $T_{j} = -40 \text{ °C to } +125 \text{ °C}$ See Note 1 (Unless Otherwise Specified) | Min | Тур | Max | Units |
|--|-------------------|--|------|-----------|------|-------------------|
| Package Characteristics | (See Notes 12 | , 14) | 1 | | | 1 |
| Distance Through the Insulation | DTI | Minimum Internal Gap (Internal Clearance) | 0.4 | | | mm |
| Minimum Air Gap (Clearance) | L1 (IO1) | Shortest Terminal-to-Terminal Distance Through Air | 9.5 | | | mm |
| Minimum External Tracking (Creepage) | L2 (IO2) | Shortest Terminal-to-Terminal Distance Across the Package Surface | 9.5 | | | mm |
| Tracking Resistance (Comparative Tracking Index) | СТІ | DIN EN 60112 (VDE 0303-11): 2010-05 EN / IEC 60112:2003 + A1:2009 | 600 | | | |
| Isolation Resistance, | _ | V ₁₀ = 500 V, T ₁ = 25 °C | 1012 | | | |
| Input to Output See Note 16 | R _{IO} | V_{10} = 500 V, 100 °C \leq T ₁ \leq T _{C(MAX)} | 1011 | | | Ω |
| Isolation Capacitance, Input to Output See Note 16 | C _{IO} | | | 1 | | pF |
| Package Insulation Chara | acteristics | | | | | |
| Maximum Working Isolation Voltage | V _{IOWM} | | | | 1000 | V _{RMS} |
| Maximum Repetitive Peak Isolation Voltage | V _{IORM} | | | | 1414 | V _{peak} |
| | | Method A, After Environmental Tests Subgroup 1, $V_{PR} = 1.6 \times V_{IORM}$, t = 10 s (qualification) Partial Discharge < 5 pC | | | 2263 | |
| Input to Output Test Voltage | V _{PD} | Method A, After Input/Output Safety Test Subgroup 2/3, $V_{PR} = 1.2 \times V_{IORM}$, t = 10 s, (qualification) Partial Discharge < 5 pC | | | 1697 | V _{PEAK} |
| | | Method B1, 100% Production Test, $V_{PR} = 1.875 \times V_{IORM'} t = 1 s$ Partial Discharge < 5 pC | | | 2652 | |
| Maximum Transient Isolation Voltage | V _{IOTM} | $V_{\text{TEST}} = V_{\text{IOTM}}, t = 60 \text{ s (qualification)}, t = 1 \text{ s (100\% production)}$ | | | 8000 | V _{peak} |
| Maximum Surge Isolation Voltage | V _{IOSM} | Test Method Per IEC 60065, 1.2/50 μ s Waveform, V _{TEST} = 1.6 x V _{IOSM} = 12800 V (qualification) | | | 8000 | V _{PEAK} |
| Insulation Resistance | R _s | $V_{_{\rm IO}}$ = 500 V at T _s | | | >109 | Ω |
| Maximum Case Temperature | T _s | | | | 150 | °C |
| Safety Total Dissipated Power | P _s | T _A = 25 °C | | | 1.79 | w |
| Pollution Degree | | | | 2 | | |
| Climatic Classification | | | | 40/125/21 | | |
| Withstanding Isolation Voltage | V _{ISO} | | | 5000 | | V _{RMS} |




Figure 16. Thermal Derating Curve Showing Dependence of Limited Dissipated Power on Case Temperature (DIN V VDE V 0884-10).


Continuous device operating is allowed until T_1 and/or T_c of 125 °C are reached. Thermal stress beyond those values but below thermal derating curve may lead to permanent functional product damage. Operating beyond thermal SR derating curve may affect product reliability.

NOTES:


- 1. $V_{VCC} = 5 \text{ V}$, $V_{TOT} = 25 \text{ V}$; GH and GL pins are shorted together. $R_G = 4 \Omega$, No C_G ; VCC pin is connected to the SO pin through a 2 k Ω resistor. The VGXX pin is connected to the GH pin through a 10 nF capacitor. Typical values are defined at $T_A = 25 \text{ °C}$; $f_S = 20 \text{ kHz}$, Duty Cycle = 50%. Positive currents are assumed to be flowing into pins.
- 2. Pulse width $\leq 10 \ \mu$ s, duty cycle $\leq 1\%$. The maximum value is controlled by the ASIC to a safe level. There is no need to limit the current by the application. The internal peak power is safely controlled for $R_{_{G}} \geq 0$ and power semiconductor module input gate capacitance $C_{_{TFS}} \leq 47 \ nF$.
- 3. During very slow V_{vcc} power-up and power-down related to $V_{TOT'}$, V_{vcc} and V_{vee} respectively, several SO fault pulses may be generated.
- 4. SO pin connected to GND as long as V_{vcc} stays below minimum value. No signal transferred from primary to secondary-side.
- V_{IN} potential changes from 0 V to 5 V within 10 ns. Delay is measured from 50% voltage increase on IN pin to 10% voltage increase on GH pin.
- V_{IN} potential changes from 5 V to 0 V within 10 ns. Delay is measured from 50% voltage decrease on IN pin to 10% voltage decrease on GL pin.
- 7. Measured from 10% to 90% of V_{GF} (C_G simulates semiconductor gate capacitance). The V_{GF} is measured across C_G.
- 8. Measured from 90% to 10% of V_{GE} (C_{G} simulates semiconductor gate capacitance). The V_{GE} is measured across C_{G} .
- 9. ASSD function limits G-E voltage of controlled semiconductor in specified time. Conditions: $C_G = 10 \text{ nF}$, $V_{TOT} = V_{VISO} = 15 \text{ V}$, $V_{VEE} = 0 \text{ V}$ (VEE shorted to COM).
- 10. The amount of time needed to transfer fault event (UVLO or DESAT) from secondary-side to SO pin.
- The amount of time after primary and secondary-side supply voltages (V_{VCC} and V_{TOT}) reach minimal required level for driver proper operation. No signal is transferred from primary to secondary-side during that time, and no fault condition will be transferred from the secondary-side to the primary-side.
- 12. Guaranteed by design.
- 13. Positive current is flowing out of the pin.
- 14. Safety distances are application dependent and the creepage and clearance requirements should follow specific equipment isolation standards of an application. Board design should ensure that the soldering pads of an IC maintain required safety relevant distances.
- 15. Measured accordingly to IEC 61000-4-8 ($f_s = 50$ Hz, and 60 Hz) and IEC 61000-4-9.
- 16. All pins on each side of the barrier tied together creating a two-terminal device.




Typical Performance Characteristics



Typical Performance Characteristics










Figure 29. Power Supply Monitoring Negative Rail Hysteresis UVLO_{VEE} vs. Ambient Temperature. Conditions: $V_{VCC} = 5 V$.




Figure 31. VEE Source Capability $I_{_{VEE(SO)}}$ vs. Ambient Temperature and $V_{_{VISO}}$. Conditions: $V_{_{VCC}} = 5 V$, $f_{_S} = 20 \text{ kHz}$, Duty Cycle = 50%.

Figure 30. Desaturation Detection Level V_{DES} vs. Ambient Temperature. Conditions: $V_{VCC} = 5 V$.





Figure 32. VEE Sink Capability $I_{_{VEE(SI)}}$ vs. Ambient Temperature and $V_{_{VISO}}$. Conditions: $V_{_{VCC}}$ = 5 V, $f_{_S}$ = 20 kHz, Duty Cycle = 50%.







MSL Table

| Part Number | MSL Rating |
|-------------|------------|
| SID11x2K | 3 |

ESD and Latch-Up Table


| Test | Conditions | Results |
|--------------------------|--------------|--|
| Latch-up at 125 °C | JESD78D | $>$ ±100 mA or $>$ 1.5 \times V_{_{MAX}} on all pins |
| Human Body Model ESD | JESD22-A114F | > ±2000 V on all pins |
| Charged Device Model ESD | JESD22-C101 | $> \pm 500$ V on all pins |
| Machine Model ESD | JESD22-A115C | > ±200 V on all pins |

IEC 60664-1 Rating Table

| Parameter | Conditions | Specifications |
|-----------------------------|--|----------------|
| Basic Isolation Group | Material Group | I |
| Installation Classification | Rated mains voltage \leq 150 V _{RMS} | I - IV |
| | Rated mains voltage \leq 300 V _{RMS} | I - IV |
| | Rated mains voltage \leq 600 V _{RMS} | I - IV |
| | Rated mains voltage $\leq 1000 \text{ V}_{\text{RMS}}$ | I - III |

Electrical Characteristics (EMI) Table

| Parameter | Symbol | Conditions | Min | Тур | Max | Units |
|--|--------------------|--|-----|----------|------------|-------|
| Common-Mode Transient Immunity, Logic High | СМ _н | Typical values measured according to Figures 33, 34. Maximum values are design values assuming trapezoid waveforms | | -35 / 50 | -100 / 100 | kV/μs |
| Common-Mode Transient Immunity, Logic Low | CM | Typical values measured according to Figures 33, 34. Maximum values are design values assuming trapezoid waveforms | | -35 / 50 | -100 / 100 | kV/μs |
| Variable Magnetic Field Immunity | H _{HPEAK} | See Note 15 | | 1000 | | A/m |
| | H | See Note 15 | | 1000 | | |









Figure 34. Applied Common Mode Pulses for Generating Positive dv/dt.



Regulatory Information Table

| VDE | UL | CSA |
|--|---|---|
| Certified to DIN V VDE V 0884-10 (VDE V 0884-10): 2006-12 | UR recognized under UL1577 Component Recognition Program | UR recognized to CSA Component Acceptance Notice 5A |
| Reinforced insulation for Max. Transient Isolation voltage 8 kV _{PEAK} , Max. Surge Isolation voltage 8 kV _{PEAK} , Max. Repetitive Peak Isolation voltage 1414 V _{PEAK} | Single protection, 5000 V _{RMS} dielectric voltage withstand | Single protection, 5000 V_{RMS} dielectric voltage withstand |
| File No. 40044363 | File E358471 | File E358471 |

Part Ordering Information





| Revision | Notes | Date |
|----------|---|-------|
| А | Code S. Initial Release. | 05/16 |
| В | Updated Figure 1. | 06/16 |
| С | Updated Figures 1, 3, 9, 10, 13 and 14. | 08/16 |
| D | Code A. Updated Figure 3, reversed order of Figures 9 and 10, and made text corrections to pages 4, 6 and 7. Updated $I_{VCC'}$ $I_{VISO'}$ $t_{R'}$ $t_{F'}$ $t_{FSD1'}$ $I_{GH'}$ $I_{GL'}$ $V_{SO(FAULT)'}$ $I_{DES(BS)}$ parameters. Moved Electrical Characteristics (EMI) parameter section to page 20 and updated Figure 20. | 10/16 |
| E | Made updates to Abs Max Ratings table, added T_c and changed T_{AMB} to T_A under Conditions on page 10. Deleted Typ value from UVLO _{VISO(BL)} on page 11, made changes in Conditions column for $I_{VEE(SD)}$, $I_{VEE(SD)}$, I_{R} and t_F on page 12, corrected Max and Units value for t_{START} and $V_{GH(ON)}$ value changes under Conditions on page 13, removed Typ value for DTI, corrected Condition value for R_{TO} and moved Typ values to Max column under Package Insulation Characteristic parameter on page 14. Moved Typ value to Max column for P_S on page 15, added Note 16 and updated Note 1, updated Figure 16 and changed T_{JOP} to T_J on page 16, minor aesthetic updates to Figures 17, 19 20, 23, corrected vertical axis label on Figure 29, updated vertical axis values in Figure 31, updated ESD and Latch-Up table and fixed capitalization in row 2, column 1 of Regulatory Information table. | 12/16 |
| F | Added Min value to I_{vcc} parameter on page 11. Added SID1112K part number to family. | 11/17 |
| G | Updated with UL approval information for VDE column in Regulatory Information table on page 22. | 05/18 |

For the latest updates, visit our website: www.power.com

Power Integrations reserves the right to make changes to its products at any time to improve reliability or manufacturability. Power Integrations does not assume any liability arising from the use of any device or circuit described herein. POWER INTEGRATIONS MAKES NO WARRANTY HEREIN AND SPECIFICALLY DISCLAIMS ALL WARRANTIES INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF THIRD PARTY RIGHTS.

Patent Information

The products and applications illustrated herein (including transformer construction and circuits external to the products) may be covered by one or more U.S. and foreign patents, or potentially by pending U.S. and foreign patent applications assigned to Power Integrations. A complete list of Power Integrations patents may be found at www.power.com. Power Integrations grants its customers a license under certain patent rights as set forth at www.power.com/ip.htm.

Life Support Policy

POWER INTEGRATIONS PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF POWER INTEGRATIONS. As used herein:

- 1. A Life support device or system is one which, (i) is intended for surgical implant into the body, or (ii) supports or sustains life, and (iii) whose failure to perform, when properly used in accordance with instructions for use, can be reasonably expected to result in significant injury or death to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

The PI logo, TOPSwitch, TinySwitch, SENZero, SCALE, SCALE-iDriver, SCALE-iFlex, Qspeed, PeakSwitch, LYTSwitch, LinkZero, LinkSwitch, InnoSwitch, HiperTFS, HiperPFS, HiperLCS, DPA-Switch, CAPZero, Clampless, EcoSmart, E-Shield, Filterfuse, FluxLink, StakFET, PI Expert and PI FACTS are trademarks of Power Integrations, Inc. Other trademarks are property of their respective companies. ©2018, Power Integrations, Inc.

Power Integrations Worldwide Sales Support Locations

World Headquarters

5245 Hellyer Avenue San Jose, CA 95138, USA Main: +1-408-414-9200 Customer Service: Worldwide: +1-65-635-64480 Americas: +1-408-414-9621 e-mail: usasales@power.com

China (Shanghai)

Rm 2410, Charity Plaza, No. 88 North Caoxi Road Shanghai, PRC 200030 Phone: +86-21-6354-6323 e-mail: chinasales@power.com

China (Shenzhen)

17/F, Hivac Building, No. 2, Keji Nan Bangalore-560052 India 8th Road, Nanshan District, Shenzhen, China, 518057 Phone: +86-755-8672-8689 e-mail: chinasales@power.com

Germany (AC-DC/LED Sales) Lindwurmstrasse 114 D-80337 München Germany Phone: +49-89-5527-39100 e-mail: eurosales@power.com

Germany (Gate Driver Sales) HellwegForum 1 59469 Ense Germany Tel: +49-2938-64-39990 e-mail: igbt-driver.sales@power.com e-mail: japansales@power.com

India

#1, 14th Main Road Vasanthanagar Phone: +91-80-4113-8020 e-mail: indiasales@power.com

Italv

Via Milanese 20, 3rd. Fl. 20099 Sesto San Giovanni (MI) Italy Phone: +39-024-550-8701 e-mail: eurosales@power.com

Japan

Yusen Shin-Yokohama 1-chome Bldg. Taiwan 1-7-9, Shin-Yokohama, Kohoku-ku Yokohama-shi. Kanagawa 222-0033 Japan Phone: +81-45-471-1021

Korea

RM 602, 6FL Korea City Air Terminal B/D, 159-6 Samsung-Dong, Kangnam-Gu, Seoul, 135-728, Korea Phone: +82-2-2016-6610 e-mail: koreasales@power.com

Singapore

51 Newton Road #19-01/05 Goldhill Plaza Singapore, 308900 Phone: +65-6358-2160 e-mail: singaporesales@power.com

5F, No. 318, Nei Hu Rd., Sec. 1 Nei Hu Dist. Taipei 11493, Taiwan R.O.C. Phone: +886-2-2659-4570 e-mail: taiwansales@power.com

ιк

Building 5, Suite 21 The Westbrook Centre Milton Road Cambridge CB4 1YG Phone: +44 (0) 7823-557484 e-mail: eurosales@power.com