

SPICE Device Model SiA811DJ Vishay Siliconix

P-Channel 20-V (D-S) MOSFET with Schottky Diode

CHARACTERISTICS

- P-Channel Vertical DMOS
- Macro Model (Subcircuit Model)
- Level 3 MOS


- · Apply for both Linear and Switching Application
- Accurate over the -55 to 125°C Temperature Range
- Model the Gate Charge, Transient, and Diode Reverse Recovery Characteristics

DESCRIPTION

The attached spice model describes the typical electrical characteristics of the p-channel vertical DMOS. The subcircuit model is extracted and optimized over the -55 to 125° C temperature ranges under the pulsed 0-V to 5-V gate drive. The saturated output impedance is best fit at the gate bias near the threshold voltage.

A novel gate-to-drain feedback capacitance network is used to model the gate charge characteristics while avoiding convergence difficulties of the switched $C_{\rm gd}$ model. All model parameter values are optimized to provide a best fit to the measured electrical data and are not intended as an exact physical interpretation of the device.

SUBCIRCUIT MODEL SCHEMATIC



This document is intended as a SPICE modeling guideline and does not constitute a commercial product data sheet. Designers should refer to the appropriate data sheet of the same number for guaranteed specification limits.

Document Number: 74367 www.vishay.com S-70135—Rev. A, 29-Jan-07 1

SPICE Device Model SiA811DJ

Vishay Siliconix




SPECIFICATIONS (T _J = 25°C UNLESS OTHERWISE NOTED)					
Parameter	Symbol	Test Condition	Simulated Data	Measured Data	Unit
Static	-		-		-
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}, I_{D} = -250 \mu A$	0.82		V
On-State Drain Current ^a	I _{D(on)}	$V_{DS} \le -5 \text{ V}, V_{GS} = -4.5 \text{ V}$	35		Α
Drain-Source On-State Resistance ^a	r _{DS(on)}	$V_{GS} = -4.5 \text{ V}, I_D = -2.8 \text{ A}$	0.080	0.078	Ω
		$V_{GS} = -2.5 \text{ V}, I_D = -2.3 \text{ A}$	0.108	0.109	
		$V_{GS} = -1.8 \text{ V}, I_D = -0.54 \text{ A}$	0.143	0.153	
Forward Transconductance ^a	g _{fs}	$V_{DS} = -10 \text{ V}, I_D = -2.8 \text{ A}$	8	7	S
Diode Forward Voltage ^a	V_{SD}	I _S = -4.5 A	-0.84	-0.85	٧
Dynamic ^b	-		•		
Input Capacitance	C _{iss}	V _{DS} = -10 V, V _{GS} = 0 V, f = 1 MHz	456	355	pF
Output Capacitance	C _{oss}		63	75	
Reverse Transfer Capacitance	C _{rss}		48	50	
Total Gate Charge	Q_g	$V_{DS} = -10 \text{ V}, V_{GS} = -8 \text{ V}, I_{D} = -4.5 \text{ A}$	5.8	8.5	nC
		V_{DS} = -10 V, V_{GS} = -4.5 V, I_{D} = -4.5 A	3.5	4.9	
Gate-Source Charge	Q_{gs}		0.75	0.75	
Gate-Drain Charge	Q_{gd}		1.2	1.2	


a. Pulse test; pulse width \leq 300 μ s, duty cycle \leq 2%. b. Guaranteed by design, not subject to production testing.





SPICE Device Model SiA811DJ Vishay Siliconix


COMPARISON OF MODEL WITH MEASURED DATA (TJ=25°C UNLESS OTHERWISE NOTED)














Note: Dots and squares represent measured data.