



Dual P-Channel 12-V (D-S) MOSFET

PRODUCT SUMMARY

V_{DS} (V)	$r_{DS(on)}$ (Ω)	I_D (A)
-12	0.018 @ $V_{GS} = -4.5$ V	-11.7
	0.022 @ $V_{GS} = -2.5$ V	-10.6
	0.029 @ $V_{GS} = -1.8$ V	-3.5


FEATURES

- TrenchFET® Power MOSFET
- New Low Thermal Resistance PowerPAK® Package with Low 1.07-mm Profile

APPLICATIONS


- Load Switch

PowerPAK SO-8




Ordering Information: Si7971DP-T1

Bottom View



P-Channel MOSFET



P-Channel MOSFET

ABSOLUTE MAXIMUM RATINGS ($T_A = 25^\circ\text{C}$ UNLESS OTHERWISE NOTED)

Parameter		Symbol	10 secs	Steady State	Unit
Drain-Source Voltage		V _{DS}	-12		V
Gate-Source Voltage		V _{GS}	±8		
Continuous Drain Current (T _J = 150°C) ^a	T _A = 25°C	I _D	-11.7	-7.5	A
	T _A = 70°C		-9.4	-6.0	
Pulsed Drain Current		I _{DM}	-30		
continuous Source Current (Diode Conduction) ^a		I _S	-2.9	-1.2	
Maximum Power Dissipation ^a	T _A = 25°C	P _D	3.5	1.4	W
	T _A = 70°C		2.2	0.9	
Operating Junction and Storage Temperature Range		T _J , T _{stg}	-55 to 150		°C

THERMAL RESISTANCE RATINGS

Parameter		Symbol	Typical	Maximum	Unit
Maximum Junction-to-Ambient ^a	$t \leq 10$ sec	R_{thJA}	26	35	$^\circ\text{C/W}$
	Steady State		60	85	
Maximum Junction-to-Case (Drain)	Steady State	R_{thJC}	3	3.7	

Notes



a. Surface Mounted on 1" x 1" FR4 Board.







SPECIFICATIONS ($T_J = 25^\circ\text{C}$ UNLESS OTHERWISE NOTED)





Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Static						
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}, I_D = -450\ \mu\text{A}$	-0.40		-1.0	V
Gate-Body Leakage	I_{GSS}	$V_{DS} = 0\ \text{V}, V_{GS} = \pm 8\ \text{V}$			± 100	nA
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = -9.6\ \text{V}, V_{GS} = 0\ \text{V}$			-1	μA
		$V_{DS} = -9.6\ \text{V}, V_{GS} = 0\ \text{V}, T_J = 55^\circ\text{C}$			-5	
On-State Drain Current ^a	$I_{D(on)}$	$V_{DS} \leq -5\ \text{V}, V_{GS} = -4.5\ \text{V}$	-30			A
Drain-Source On-State Resistance ^a	$r_{DS(on)}$	$V_{GS} = -4.5\ \text{V}, I_D = -11.7\ \text{A}$		0.014	0.018	Ω
		$V_{GS} = -2.5\ \text{V}, I_D = -10.6\ \text{A}$		0.018	0.022	
		$V_{GS} = -1.8\ \text{V}, I_D = -3.5\ \text{A}$		0.023	0.029	
Forward Transconductance ^a	g_{fs}	$V_{DS} = -15\ \text{V}, I_D = -11.7\ \text{A}$		37		S
Diode Forward Voltage ^a	V_{SD}	$I_S = -2.9\ \text{A}, V_{GS} = 0\ \text{V}$		-0.7	-1.2	V
Dynamic^b						
Total Gate Charge	Q_g	$V_{DS} = -6\ \text{V}, V_{GS} = -4.5\ \text{V}, I_D = -11.7\ \text{A}$		39	60	nC
Gate-Source Charge	Q_{gs}			6.5		
Gate-Drain Charge	Q_{gd}			10		
Gate Resistance	R_g			9.4		Ω
Turn-On Delay Time	$t_{d(on)}$	$V_{DD} = -6\ \text{V}, R_L = 6\ \Omega$ $I_D \cong -1\ \text{A}, V_{GEN} = -4.5\ \text{V}, R_G = 6\ \Omega$		38	60	ns
Rise Time	t_r			60	90	
Turn-Off Delay Time	$t_{d(off)}$			280	420	
Fall Time	t_f			210	320	
Source-Drain Reverse Recovery Time	t_{rr}	$I_F = -2.9\ \text{A}, di/dt = 100\ \text{A}/\mu\text{s}$		120	180	

Notes

- a. Pulse test; pulse width $\leq 300\ \mu\text{s}$, duty cycle $\leq 2\%$.
b. Guaranteed by design, not subject to production testing.

TYPICAL CHARACTERISTICS (25°C UNLESS NOTED)

**TYPICAL CHARACTERISTICS (25°C UNLESS NOTED)**

TYPICAL CHARACTERISTICS (25 °C UNLESS NOTED)



TYPICAL CHARACTERISTICS (25 °C UNLESS NOTED)

