



P-Channel 12-V (D-S) MOSFET


PRODUCT SUMMARY		
V_{DS} (V)	$r_{DS(on)}$ (Ω)	I_D (A)
-12	0.0065 @ $V_{GS} = -4.5$ V	-21
	0.008 @ $V_{GS} = -2.5$ V	-19
	0.011 @ $V_{GS} = -1.8$ V	-16

FEATURES


- TrenchFET® Power MOSFET
- New Low Thermal Resistance PowerPAK® Package with Low 1.07-mm Profile

APPLICATIONS

- Load Switch



Ordering Information: Si7495DP-T1



ABSOLUTE MAXIMUM RATINGS ($T_A = 25^\circ\text{C}$ UNLESS OTHERWISE NOTED)				
Parameter		Symbol	10 secs	Steady State
Drain-Source Voltage		V_{DS}	-12	
Gate-Source Voltage		V_{GS}	± 8	
Continuous Drain Current ($T_J = 150^\circ\text{C}$) ^a	$T_A = 25^\circ\text{C}$	I_D	-21	-13
	$T_A = 70^\circ\text{C}$		-17	-10
Pulsed Drain Current		I_{DM}	-50	
continuous Source Current (Diode Conduction) ^a		I_S	-4.5	-1.6
Maximum Power Dissipation ^a	$T_A = 25^\circ\text{C}$	P_D	5	1.8
	$T_A = 70^\circ\text{C}$		3.2	1.1
Operating Junction and Storage Temperature Range		T_J, T_{stg}	-55 to 150	

THERMAL RESISTANCE RATINGS					
Parameter		Symbol	Typical	Maximum	Unit
Maximum Junction-to-Ambient ^a	$t \leq 10$ sec	R_{thJA}	20	25	$^\circ\text{C/W}$
	Steady State		54	68	
Maximum Junction-to-Case (Drain)	Steady State	R_{thJC}	1.7	2.2	

Notes



a. Surface Mounted on 1" x 1" FR4 Board.







SPECIFICATIONS ($T_J = 25^\circ\text{C}$ UNLESS OTHERWISE NOTED)





Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Static						
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}$, $I_D = -1\text{ mA}$	-0.4		-0.9	V
Gate-Body Leakage	I_{GSS}	$V_{DS} = 0\text{ V}$, $V_{GS} = \pm 8\text{ V}$			± 100	nA
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = -9.6\text{ V}$, $V_{GS} = 0\text{ V}$			-1	μA
		$V_{DS} = -9.6\text{ V}$, $V_{GS} = 0\text{ V}$, $T_J = 70^\circ\text{C}$			-10	
On-State Drain Current ^a	$I_{D(on)}$	$V_{DS} \leq -5\text{ V}$, $V_{GS} = -4.5\text{ V}$	-40			A
Drain-Source On-State Resistance ^a	$r_{DS(on)}$	$V_{GS} = -4.5\text{ V}$, $I_D = -21\text{ A}$		0.0054	0.0065	Ω
		$V_{GS} = -2.5\text{ V}$, $I_D = -19\text{ A}$		0.0065	0.008	
		$V_{GS} = -1.8\text{ V}$, $I_D = -16\text{ A}$		0.0088	0.011	
Forward Transconductance ^a	g_{fs}	$V_{DS} = -15\text{ V}$, $I_D = -21\text{ A}$		80		S
Diode Forward Voltage ^a	V_{SD}	$I_S = -4.5\text{ A}$, $V_{GS} = 0\text{ V}$		-0.65	-1.1	V
Dynamic^b						
Total Gate Charge	Q_g	$V_{DS} = -6\text{ V}$, $V_{GS} = -5\text{ V}$, $I_D = -21\text{ A}$		93	140	nC
Gate-Source Charge	Q_{gs}			10.5		
Gate-Drain Charge	Q_{gd}			22		
Gate-Resistance	R_G			2.7		Ω
Turn-On Delay Time	$t_{d(on)}$	$V_{DD} = -6\text{ V}$, $R_L = 6\text{ }\Omega$ $I_D \cong -1\text{ A}$, $V_{GEN} = -4.5\text{ V}$, $R_G = 6\text{ }\Omega$		100	150	ns
Rise Time	t_r			200	300	
Turn-Off Delay Time	$t_{d(off)}$			350	530	
Fall Time	t_f			230	350	
Source-Drain Reverse Recovery Time	t_{rr}	$I_F = -2.9\text{ A}$, $di/dt = 100\text{ A}/\mu\text{s}$		110	165	

Notes

- a. Pulse test; pulse width $\leq 300\text{ }\mu\text{s}$, duty cycle $\leq 2\%$.
b. Guaranteed by design, not subject to production testing.

TYPICAL CHARACTERISTICS (25°C UNLESS NOTED)

**TYPICAL CHARACTERISTICS (25 °C UNLESS NOTED)****On-Resistance vs. Drain Current****Capacitance****Gate Charge****On-Resistance vs. Junction Temperature****Source-Drain Diode Forward Voltage****On-Resistance vs. Gate-to-Source Voltage**

TYPICAL CHARACTERISTICS (25 °C UNLESS NOTED)




TYPICAL CHARACTERISTICS (25 °C UNLESS NOTED)

