

# QUAD FREQUENCY VOLTAGE-CONTROLLED CRYSTAL OSCILLATOR (VCXO) 10 TO 810 MHz

#### **Features**

- Available with any-frequency output from 10 to 810 MHz
- 4 selectable output frequencies
- 3rd generation DSPLL<sup>®</sup> with superior jitter performance
- Internal fixed fundamental mode crystal frequency ensures high reliability and low aging
- Available CMOS, LVPECL, LVDS, and CML outputs
- 3.3, 2.5, and 1.8 V supply options
- Industry-standard 5 x 7 mm package and pinout
- Pb-free/RoHS-compliant
- -40 to +85 °C operating range

# Ordering Information: See page 7.

# **Applications**


- SONET/SDH (OC-3/12/48)
- Networking
- SD/HD SDI/3G SDI video
- OTN
- Clock recovery and jitter cleanup PLLs
- FPGA/ASIC clock generation

# **Description**

The Si597 quad frequency VCXO utilizes Silicon Laboratories' advanced DSPLL® circuitry to provide a low-jitter clock for all output frequencies. The Si597 is available with one of four pin-selectable ouput frequencies from 10 to 810 MHz. Unlike traditional VCXOs, where a different crystal is required for each output frequency, the Si597 uses one fixed crystal to provide a wide range of output frequencies. This IC-based approach allows the crystal resonator to provide exceptional frequency stability and reliability. In addition, DSPLL clock synthesis provides supply noise rejection, simplifying the task of generating low-jitter clocks in noisy environments. The Si597 IC-based quad frequency VCXO is factory-configurable for a wide variety of user specifications including frequencies, supply voltage, output format, tuning slope, and absolute pull range (APR). Specific configurations are factory programmed at time of shipment, thereby eliminating the long lead times associated with custom oscillators.

# Pin Assignments: See page 6. (Top View) FS[1] Vc 1 7 6 VDD OE 2 5 CLKGND 3 8 4 CLK+ FS[0]

# **Functional Block Diagram**



# 1. Electrical Specifications

**Table 1. Recommended Operating Conditions** 

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Supply Voltage <sup>1</sup>	$V_{DD}$	3.3 V option	2.97	3.3	3.63	V
		2.5 V option	2.25	2.5	2.75	V
		1.8 V option	1.71	1.8	1.89	V
Supply Current	I <sub>DD</sub>	Output enabled				
		LVPECL	_	120	135	mA
		CML	_	110	120	mA
		LVDS	_	100	110	mA
		CMOS	_	90	100	mA
		Tristate mode	_	60	75	mA
Output Enable (OE) <sup>2</sup> and		V <sub>IH</sub>	0.75 x V <sub>DD</sub>		_	V
Frequency Select (FS[1:0])		V <sub>IL</sub>	_	_	0.5	V
Operating Temperature Range	T <sub>A</sub>		-40	_	85	°C

## Notes:

- 1. Selectable parameter specified by part number. See 3. "Ordering Information" on page 7 for further details.
- 2. OE pin includes an internal 17  $k\Omega$  pullup resistor to  $V_{DD}$  for output enable active high or a 17  $k\Omega$  pull-down resistor to GND for output enable active low. See 3. "Ordering Information" on page 7. FS[1:0] includes internal 17  $k\Omega$  pull-up to VDD.

Table 2. V<sub>C</sub> Control Voltage Input

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Control Voltage Tuning Slope <sup>1,2,3</sup>	K <sub>V</sub>	10 to 90% of V <sub>DD</sub>	_	45	_	ppm/V
			_	95	_	
			_	125	_	
			_	185	_	
			_	380	_	
Control Voltage Linearity <sup>4</sup>	L <sub>VC</sub>	BSL	<b>-</b> 5	±1	+5	%
		Incremental	-10	±5	+10	%
Modulation Bandwidth	BW		9.3	10.0	10.7	kHz
V <sub>C</sub> Input Impedance	Z <sub>VC</sub>		500	_	_	kΩ
V <sub>C</sub> Input Capacitance	C <sub>VC</sub>		_	50	_	pF
Nominal Control Voltage	V <sub>CNOM</sub>	@ f <sub>O</sub>	_	V <sub>DD</sub> /2	_	V
Control Voltage Tuning Range	V <sub>C</sub>		0	_	$V_{DD}$	V

### Notes:

- 1. Positive slope; selectable option by part number. See 3. "Ordering Information" on page 7.
- 2. For best jitter and phase noise performance, always choose the smallest K<sub>V</sub> that meets the application's minimum APR requirements. See "AN266: VCXO Tuning Slope (K<sub>V</sub>), Stability, and Absolute Pull Range (APR)" for more information.
- 3. K<sub>V</sub> variation is ±10% of typical values.
- **4.** BSL determined from deviation from best straight line fit with V<sub>C</sub> ranging from 10 to 90% of V<sub>DD</sub>. Incremental slope determined with V<sub>C</sub> ranging from 10 to 90% of V<sub>DD</sub>.



**Table 3. CLK± Output Frequency Characteristics** 

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Nominal Frequency <sup>1,2,3</sup>	f <sub>O</sub>	LVDS/CML/LVPECL	10	_	810	MHz
		CMOS	10	_	160	MHz
Temperature Stability <sup>1,4</sup>		$T_A = -40 \text{ to } +85 ^{\circ}\text{C}$	-20	_	+20	ppm
			-50	_	+50	ppm
Absolute Pull Range <sup>1,4</sup>	APR	V <sub>DD</sub> = 3.3 V	±15	_	±370	ppm
Power up Time <sup>5</sup>	tosc		_	_	10	ms

# Notes:

- 1. See Section 3. "Ordering Information" on page 7 for further details.
- 2. Specified at time of order by part number.
- 3. Nominal output frequency set by  $V_{CNOM} = V_{DD}/2$ .
- 4. Selectable parameter specified by part number. See "Ordering Information".
- 5. Time from power up or tristate mode to f<sub>O</sub>.

Table 4. CLK± Output Levels and Symmetry

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
LVPECL Output Option <sup>1</sup>	Vo	mid-level	V <sub>DD</sub> – 1.42	_	V <sub>DD</sub> – 1.25	V
	V <sub>OD</sub>	swing (diff)	1.1	_	1.9	$V_{PP}$
	V <sub>SE</sub>	swing (single-ended)	0.55	_	0.95	$V_{PP}$
LVDS Output Option <sup>2</sup>	Vo	mid-level	1.125	1.20	1.275	V
	V <sub>OD</sub>	swing (diff)	0.5	0.7	0.9	$V_{PP}$
CML Output Option <sup>2</sup>	Vo	2.5/3.3 V option mid-level	_	V <sub>DD</sub> – 1.30	_	V
		1.8 V option mid-level	_	V <sub>DD</sub> – 0.36	_	$V_{PP}$
	V <sub>OD</sub>	2.5/3.3 V option swing (diff)	1.10	1.50	1.90	V
		1.8 V option swing (diff)	0.35	0.425	0.50	$V_{PP}$
CMOS Output Option <sup>3</sup>	V <sub>OH</sub>		0.8 x V <sub>DD</sub>	_	$V_{DD}$	V
	V <sub>OL</sub>		_	_	0.4	V
Rise/Fall time (20/80%)	$t_{R,}t_{F}$	LVPECL/LVDS/CML	_	_	350	ps
		CMOS with C <sub>L</sub> = 15 pF	_	2	_	ns
Symmetry (duty cycle)	SYM		45	_	55	%

# Notes:

- 1.  $50 \Omega$  to  $V_{DD}$  2.0 V. 2.  $R_{term}$  =  $100 \Omega$  (differential).
- 3.  $C_L = 15$  pF. Sinking or sourcing 12 mA for  $V_{DD} = 3.3$  V, 6 mA for  $V_{DD} = 2.5$  V, 3 mA for  $V_{DD} = 1.8$  V.



Table 5. CLK± Output Phase Jitter

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Phase Jitter (RMS) <sup>1,2</sup> for F <sub>OUT</sub> of 50 MHz < F <sub>OUT</sub> <	фл	Kv = 45 ppm/V 12 kHz to 20 MHz	_	0.5	_	ps
810 MHz		Kv = 95 ppm/V 12 kHz to 20 MHz	_	0.5	_	ps
		Kv = 125 ppm/V 12 kHz to 20 MHz	_	0.5	_	ps
		Kv = 185 ppm/V 12 kHz to 20 MHz	_	0.5	_	ps
		Kv = 380 ppm/V 12 kHz to 20 MHz	_	0.7		ps

# Notes:

- 1. Differential Modes: LVPECL/LVDS/CML. Refer to AN256 and AN266 for further information.
- 2. For best jitter and phase noise performance, always choose the smallest K<sub>V</sub> that meets the application's minimum APR requirements. See "AN266: VCXO Tuning Slope (K<sub>V</sub>), Stability, and Absolute Pull Range (APR)" for more information.

Table 6. CLK± Output Period Jitter

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit	
Period Jitter*	J <sub>PER</sub>	RMS	_	3	_	ps	
		Peak-to-Peak	_	35	_	ps	
*Note: Any output mode, including CMOS, LVPECL, LVDS, CML. N = 1000 cycles. Refer to AN279 for further information.							

**Table 7. CLK± Output Phase Noise (Typical)** 

Offset Frequency	74.25 MHz	148.5 MHz	155.52 MHz	Unit
	185 ppm/V	185 ppm/V	95 ppm/V	
	LVPECL	LVPECL	LVPECL	
100 Hz	<b>–77</b>	-68	<b>–77</b>	dBc/Hz
1 kHz	-101	<b>-</b> 95	<b>–</b> 101	dBc/Hz
10 kHz	-121	<b>–116</b>	<b>–119</b>	dBc/Hz
100 kHz	-134	-128	<b>–127</b>	dBc/Hz
1 MHz	-149	-144	-144	dBc/Hz
10 MHz	<b>–151</b>	-147	-147	dBc/Hz
20 MHz	<b>–150</b>	-148	-148	dBc/Hz



**Table 8. Environmental Compliance and Package Information** 

Parameter	Conditions/Test Method
Mechanical Shock	MIL-STD-883, Method 2002
Mechanical Vibration	MIL-STD-883, Method 2007
Solderability	MIL-STD-883, Method 2003
Gross and Fine Leak	MIL-STD-883, Method 1014
Resistance to Solder Heat	MIL-STD-883, Method 2036
Moisture Sensitivity Level	J-STD-020, MSL1
Contact Pads	Gold over Nickel

# **Table 9. Thermal Characteristics**

(Typical values TA = 25  $^{\circ}$ C,  $V_{DD}$  = 3.3 V)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Thermal Resistance Junction to Ambient	$\theta_{\sf JA}$	Still Air	_	84.6	_	°C/W
Thermal Resistance Junction to Case	$\theta_{\sf JC}$	Still Air	_	38.8	_	°C/W
Ambient Temperature	T <sub>A</sub>		-40	_	85	°C
Junction Temperature	TJ		_	_	125	°C

# Table 10. Absolute Maximum Ratings<sup>1</sup>

Parameter	Symbol	Rating	Unit
Maximum Operating Temperature	T <sub>AMAX</sub>	85	°C
Supply Voltage, 1.8 V Option	V <sub>DD</sub>	-0.5 to +1.9	V
Supply Voltage, 2.5/3.3 V Option	V <sub>DD</sub>	-0.5 to +3.8	V
Input Voltage (any input pin)	V <sub>I</sub>	-0.5 to V <sub>DD</sub> + 0.3	V
Storage Temperature	T <sub>S</sub>	-55 to +125	°C
ESD Sensitivity (HBM, per JESD22-A114)	ESD	2000	V
Soldering Temperature (Pb-free profile) <sup>2</sup>	T <sub>PEAK</sub>	260	°C
Soldering Temperature Time @ T <sub>PEAK</sub> (Pb-free profile) <sup>2</sup>	t <sub>P</sub>	20–40	seconds

# Notes:

- 1. Stresses beyond those listed in Absolute Maximum Ratings may cause permanent damage to the device. Functional operation or specification compliance is not implied at these conditions. Exposure to maximum rating conditions for extended periods may affect device reliability.
- 2. The device is compliant with JEDEC J-STD-020C. Refer to Si5xx Packaging FAQ available for download at www.silabs.com/VCXO for further information, including soldering profiles.



# 2. Pin Descriptions




Table 11. Si597 Pin Descriptions


Pin	Name	Туре	Function
1	V <sub>C</sub>	Analog Input	Control Voltage
2	OE*	Input	Output Enable
3	GND	Ground	Electrical and Case Ground
4	CLK+	Output	Oscillator Output
5	CLK- (N/C for CMOS)	Output	Complementary Output (N/C for CMOS, do not make external connection)
6	V <sub>DD</sub>	Power	Power Supply Voltage
7	FS[1]	Input	Frequency select. Internal 17 $k\Omega$ pull-up to $V_{DD}$ .
8	FS[0]	Input	Frequency select. Internal 17 $k\Omega$ pull-up to $V_{DD}$ .

\*Note: OE pin includes a 17 k $\Omega$  resistor to  $V_{DD}$  for OE active high option or 17 k $\Omega$  to GND for OE active low option. See 3. "Ordering Information" on page 7.



# 3. Ordering Information

The Si597 supports a variety of options including frequency, temperature stability, tuning slope, output format, and V<sub>DD</sub>. Specific device configurations are programmed into the Si597 at time of shipment. Configurations are specified using the Part Number Configuration chart shown below. Silicon Labs provides a web browser-based part number configuration utility to simplify this process. Refer to www.silabs.com/VCXOPartNumber to access this tool and for further ordering instructions. The Si597 VCXO series is supplied in an industry-standard, RoHS compliant, lead-free, 8-pad, 5 x 7 mm package. Tape and reel packaging is an ordering option.



**Figure 1. Part Number Syntax** 



# 4. Outline Diagram and Suggested Pad Layout

Figure 2 illustrates the package details for the Si598/Si599. Table 12 lists the values for the dimensions shown in the illustration.




Figure 2. Si597 Outline Diagram

Table 12. Package Diagram Dimensions (mm)

Dimension	Min	Nom	Max		
Α	1.50	1.65	1.80		
b	1.30	1.40	1.50		
b1	0.90	1.00	1.10		
С	0.50	0.60	0.70		
c1	0.30	_	0.60		
D		5.00 BSC			
D1	4.30	4.40	4.50		
е		2.54 BSC			
Е		7.00 BSC			
E1	6.10	6.20	6.30		
Н	0.55	0.65	0.75		
L	1.17	1.27	1.37		
L1	1.07	1.17	1.27		
р	1.80	_	2.60		
R		0.70 REF			
aaa	_	_	0.15		
bbb	_	_	0.15		
ccc	_	_	0.10		
ddd	_	_	0.10		
eee	_	_	0.05		

# Note:

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.



# 5. 8-Pin PCB Land Pattern

Figure 3 illustrates the 8-pin PCB land pattern for the Si597. Table 13 lists the values for the dimensions shown in the illustration.




Figure 3. Si597 PCB Land Pattern

Table 12	DCD I	and Pattern	Dimension	- (mm)
Table 13.	PUBL	_and Pattern	Dimension	s (mm)

Dimension	Min	Max	
D2	5.08 REF		
D3	5.705 REF		
е	2.54 BSC		
E2	4.20 REF		
GD	0.84	_	
GE	2.00	_	
VD	8.20 REF		
VE	7.30 REF		
X1	1.70 TYP		
X2	1.545 TYP		
Y1	2.15 REF		
Y2	1.3 REF		
ZD	_	6.78	
ZE	_	6.30	

# Note:

- **1.** Dimensioning and tolerancing per the ANSI Y14.5M-1994 specification.
- 2. Land pattern design follows IPC-7351 guidelines.
- 3. All dimensions shown are at maximum material condition (MMC).
- 4. Controlling dimension is in millimeters (mm).



# 6. Si597 Mark Specification

Figure 4 illustrates the mark specification for the Si597. Table 14 lists the line information.




Figure 4. Mark Specification

**Table 14. Si5xx Top Mark Description** 

Line	Position	Description	
1	1–10	"SiLabs"+ Part Family Number, 597 (First 3 characters in part number)	
2	1–10	Si597: Option1+Option2+Freq(6)+Temp	
3	Trace Code		
	Position 1	Pin 1 orientation mark (dot)	
	Position 2	Product Revision (D)	
	Position 3–6	Tiny Trace Code (4 alphanumeric characters per assembly release instructions)	
	Position 7	Year (least significant year digit), to be assigned by assembly site (ex: 2009 = 9)	
	Position 8–9	Calendar Work Week number (1–53), to be assigned by assembly site	
	Position 10	"+" to indicate Pb-Free and RoHS-compliant	



# **DOCUMENT CHANGE LIST**

# **Revision 0.1 to Revision 1.0**

- Changed frequency range to 10 to 810 MHz.
- Changed output frequencies in Description section on page 1.
- Updated functional block diagram on page 1.
- Corrected the mechanical drawing's pinout to match the device on page 1.
- Deleted frequency information from Note 2 in Table 3 on page 3.
- Changed CML output option table specs in Table 4 on page 3.
- Added Table 9 on page 5.
- Updated Figure 2 on page 8.
- Corrected marking information in Figure 4 on page 10.



# Si597

# **CONTACT INFORMATION**

Silicon Laboratories Inc.

400 West Cesar Chavez Austin, TX 78701 Tel: 1+(512) 416-8500

Fax: 1+(512) 416-9669 Toll Free: 1+(877) 444-3032

Please visit the Silicon Labs Technical Support web page: https://www.silabs.com/support/pages/contacttechnicalsupport.aspx and register to submit a technical support request.

The information in this document is believed to be accurate in all respects at the time of publication but is subject to change without notice. Silicon Laboratories assumes no responsibility for errors and omissions, and disclaims responsibility for any consequences resulting from the use of information included herein. Additionally, Silicon Laboratories assumes no responsibility for the functioning of undescribed features or parameters. Silicon Laboratories reserves the right to make changes without further notice. Silicon Laboratories makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Silicon Laboratories assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. Silicon Laboratories products are not designed, intended, or authorized for use in applications intended to support or sustain life, or for any other application in which the failure of the Silicon Laboratories product could create a situation where personal injury or death may occur. Should Buyer purchase or use Silicon Laboratories products for any such unintended or unauthorized application, Buyer shall indemnify and hold Silicon Laboratories harmless against all claims and damages.

Silicon Laboratories, Silicon Labs, and DSPLL are trademarks of Silicon Laboratories Inc.

Other products or brandnames mentioned herein are trademarks or registered trademarks of their respective holders.

