

# Si595

**REVISION D** 

# VOLTAGE-CONTROLLED CRYSTAL OSCILLATOR (VCXO) 10 TO 810 MHz

#### Features


- Available with any-rate output frequencies from 10 to 810 MHz
- 3rd generation DSPLL<sup>®</sup> with superior jitter performance
- Internal fixed fundamental mode crystal frequency ensures high reliability and low aging
- Available CMOS, LVPECL, LVDS, and CML outputs
- 3.3, 2.5, and 1.8 V supply options
- Industry-standard 5 x 7 mm package and pinout
- Pb-free/RoHS-compliant
- -40 to +85 °C operating range


#### **Applications**


- SONET/SDH (OC-3/12/48) FTTx
- Networking
- SD/HD SDI/3G SDI video
- Clock recovery and jitter cleanup PLLs FPGA/ASIC clock generation
- Description

The Si595 VCXO utilizes Silicon Laboratories' advanced DSPLL<sup>®</sup> circuitry to provide a low-jitter clock at high frequencies. The Si595 is available with any-rate output frequency from 10 to 810 MHz. Unlike traditional VCXOs, where a different crystal is required for each output frequency, the Si595 uses one fixed crystal to provide a wide range of output frequencies. This ICbased approach allows the crystal resonator to provide exceptional frequency stability and reliability. In addition, DSPLL clock synthesis provides supply noise rejection, simplifying the task of generating low-jitter clocks in noisy environments. The Si595 IC-based VCXO is factoryconfigurable for a wide variety of user specifications including frequency, supply voltage, output format, tuning slope, and absolute pull range (APR). Specific configurations are factory programmed at time of shipment, thereby eliminating the long lead times associated with custom oscillators.

#### **Functional Block Diagram**







# **1. Electrical Specifications**

#### Table 1. Recommended Operating Conditions

Parameter	Symbol	Test Condition	Min	Тур	Max	Units
Supply Voltage <sup>1</sup>	V <sub>DD</sub>	3.3 V option	2.97	3.3	3.63	
		2.5 V option	2.25	2.5	2.75	V
		1.8 V option	1.71	1.8	1.89	
Supply Current	I <sub>DD</sub>	Output enabled				
		LVPECL		120	135	
		CML		110	120	
		LVDS	—	100	110	mA
		CMOS	—	90	100	
		Tristate mode	_	60	75	
Output Enable (OE) <sup>2</sup>		V <sub>IH</sub>	0.75 x V <sub>DD</sub>			V
		V <sub>IL</sub>	—		0.5	v
Operating Temperature Range	T <sub>A</sub>		-40		85	°C
Notes:			· ·		•	•

Notes:

1. Selectable parameter specified by part number. See 3. "Ordering Information" on page 7 for further details.

2. OE pin includes an internal 17 k $\Omega$  pullup resistor to V<sub>DD</sub> for output enable active high or a 17 k $\Omega$  pull-down resistor to GND for output enable active low. See 3. "Ordering Information" on page 7.

Parameter	Symbol	Test Condition	Min	Тур	Max	Units
Control Voltage Tuning Slope <sup>1,2,3</sup>	K <sub>V</sub>	10 to 90% of V <sub>DD</sub>		45	—	ppm/V
				95		
				125		
				185		
				380		
Control Voltage Linearity <sup>4</sup>	L <sub>VC</sub>	BSL	-5	±1	+5	%
		Incremental	-10	±5	+10	70
Modulation Bandwidth	BW		9.3	10.0	10.7	kHz
V <sub>C</sub> Input Impedance	Z <sub>VC</sub>		500	—	—	kΩ
V <sub>C</sub> Input Capacitance	C <sub>VC</sub>		—	50	—	pF
Nominal Control Voltage	V <sub>CNOM</sub>	@ f <sub>O</sub>	_	V <sub>DD</sub> /2	—	V
Control Voltage Tuning Range	V <sub>C</sub>		0		V <sub>DD</sub>	V
Matan	•					

#### Table 2. V<sub>C</sub> Control Voltage Input

Notes:

1. Positive slope; selectable option by part number. See 3. "Ordering Information" on page 7.

For best jitter and phase noise performance, always choose the smallest K<sub>V</sub> that meets the application's minimum APR requirements. See "AN266: VCXO Tuning Slope (K<sub>V</sub>), Stability, and Absolute Pull Range (APR)" for more information.
 K<sub>V</sub> variation is ±10% of typical values.

4. BSL determined from deviation from best straight line fit with  $V_C$  ranging from 10 to 90% of  $V_{DD}$ . Incremental slope determined with  $V_C$  ranging from 10 to 90% of  $V_{DD}$ .



Table 3. CLK± Output Frequency Characteristics

f <sub>O</sub>	LVDS/CML/LVPECL CMOS	10 10		810 160	MHz
			—	160	
	T <sub>A</sub> = −40 to +85 °C	-20		+20	
		-50	—	+50	ppm
APR		±10		±370	ppm
tosc		—	—	10	ms
			APR ±10	APR ±10 —	APR ±10 - ±370

Notes:

1. See Section 3. "Ordering Information" on page 7 for further details.

- 2. Specified at time of order by part number.
- 3. Nominal output frequency set by  $V_{CNOM} = V_{DD}/2$ .
- 4. Selectable parameter specified by part number.
- 5. Time from power up or tristate mode to f<sub>O</sub>.

Table 4. CLK± Output Levels and Symmetry

Parameter	Symbol	Test Condition	Min	Тур	Мах	Units
LVPECL Output Option <sup>1</sup>	Vo	mid-level	V <sub>DD</sub> - 1.42	_	V <sub>DD</sub> – 1.25	V
	V <sub>OD</sub>	swing (diff)	1.1	_	1.9	V <sub>PP</sub>
	V <sub>SE</sub>	swing (single-ended)	0.55	_	0.95	V <sub>PP</sub>
LVDS Output Option <sup>2</sup>	V <sub>O</sub>	mid-level	1.125	1.20	1.275	V
	V <sub>OD</sub>	swing (diff)	0.5	0.7	0.9	V <sub>PP</sub>
	N.	2.5/3.3 V option mid-level	—	V <sub>DD</sub> - 1.30		V
ONIL Output Option?	Vo	1.8 V option mid-level	—	$V_{DD} - 0.36$	_	v
CML Output Option <sup>2</sup>	V <sub>OD</sub>	2.5/3.3 V option swing (diff)	1.10	1.50	1.90	V <sub>PP</sub>
	V OD	1.8 V option swing (diff)	0.35	0.425	0.50	۸HA
CMOS Output Option <sup>3</sup>	V <sub>OH</sub>		0.8 x V <sub>DD</sub>	_	V <sub>DD</sub>	V
	V <sub>OL</sub>		—	—	0.4	v
Rise/Fall time (20/80%)	t <sub>R,</sub> t <sub>F</sub>	LVPECL/LVDS/CML	—	—	350	ps
		CMOS with $C_L = 15 \text{ pF}$	—	2		ns
Symmetry (duty cycle)	SYM	LVPECL:         V <sub>DD</sub> - 1.3 V (diff)           LVDS:         1.25 V (diff)           CMOS:         V <sub>DD</sub> /2	45	_	55	%

Notes:

1. 50  $\Omega$  to V<sub>DD</sub> – 2.0 V. 2. R<sub>term</sub> = 100  $\Omega$  (differential).

3.  $C_L = 15 \text{ pF}$ . Sinking or sourcing 12 mA for  $V_{DD} = 3.3 \text{ V}$ , 6 mA for  $V_{DD} = 2.5 \text{ V}$ , 3 mA for  $V_{DD} = 1.8 \text{ V}$ .



#### Table 5. CLK± Output Phase Jitter

Symbol	Test Condition	Min	Тур	Max	Units
фJ	Kv = 45 ppm/V 12 kHz to 20 MHz	_	0.5	_	ps
	Kv = 95 ppm/V 12 kHz to 20 MHz	_	0.5	_	
	Kv = 125 ppm/V 12 kHz to 20 MHz	_	0.5	_	
	Kv = 185 ppm/V 12 kHz to 20 MHz	_	0.5	_	
	Kv = 380 ppm/V 12 kHz to 20 MHz	_	0.7	_	
	-	φJ         Kv = 45 ppm/V 12 kHz to 20 MHz           Kv = 95 ppm/V 12 kHz to 20 MHz           Kv = 125 ppm/V 12 kHz to 20 MHz           Kv = 185 ppm/V 12 kHz to 20 MHz           Kv = 185 ppm/V 12 kHz to 20 MHz           Kv = 380 ppm/V			$ \begin{split} \varphi_{J} & \begin{array}{c} Kv = 45 \text{ ppm/V} \\ 12 \text{ kHz to 20 MHz} & & 0.5 & \\ \hline Kv = 95 \text{ ppm/V} \\ 12 \text{ kHz to 20 MHz} & & 0.5 & \\ \hline Kv = 125 \text{ ppm/V} \\ 12 \text{ kHz to 20 MHz} & & 0.5 & \\ \hline Kv = 185 \text{ ppm/V} \\ 12 \text{ kHz to 20 MHz} & & 0.5 & \\ \hline Kv = 380 \text{ ppm/V} \\ \hline Kv = 380 \text{ ppm/V} \end{array} $

Notes:

**1.** Refer to AN256 for further information.

**2.** For best jitter and phase noise performance, always choose the smallest K<sub>V</sub> that meets the application's minimum APR requirements. See "AN266: VCXO Tuning Slope (K<sub>V</sub>), Stability, and Absolute Pull Range (APR)" for more information.

#### Table 6. CLK± Output Period Jitter

Parameter	Symbol	Test Condition	Min	Тур	Max	Units		
Period Jitter*	J <sub>PER</sub>	RMS	_	3	_	ps		
		Peak-to-Peak		35	_			
*Note: Any output mode, including CMOS, LVPECL, LVDS, CML. N = 1000 cycles. Refer to AN279 for further information.								

#### Table 7. CLK± Output Phase Noise (Typical)

Offset Frequency	74.25 MHz 185 ppm/V LVPECL	148.5 MHz 185 ppm/V LVPECL	155.52 MHz 95 ppm/V LVPECL	Units
100 Hz	-77	-68	-77	
1 kHz	-101	-95	-101	
10 kHz	-121	-116	-119	
100 kHz	-134	-128	-127	dBc/Hz
1 MHz	-149	-144	-144	
10 MHz	-151	-147	-147	
20 MHz	-150	-148	-148	



#### Table 8. Environmental Compliance and Package Information

Parameter	Conditions/Test Method
Mechanical Shock	MIL-STD-883, Method 2002
Mechanical Vibration	MIL-STD-883, Method 2007
Solderability	MIL-STD-883, Method 2003
Gross and Fine Leak	MIL-STD-883, Method 1014
Resistance to Solder Heat	MIL-STD-883, Method 2036
Moisture Sensitivity Level	J-STD-020, MSL1
Contact Pads	Gold over Nickel

#### Table 9. Thermal Characteristics

(Typical values TA = 25 °C,  $V_{DD}$  = 3.3 V)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Thermal Resistance Junction to Ambient	$\theta_{JA}$	Still Air	—	84.6	_	°C/W
Thermal Resistance Junction to Case	$\theta_{JC}$	Still Air	—	38.8	_	°C/W
Ambient Temperature	T <sub>A</sub>		-40	_	85	°C
Junction Temperature	Τ <sub>J</sub>		_	_	125	°C

#### Table 10. Absolute Maximum Ratings<sup>1</sup>

Parameter	Symbol	Rating	Units
Maximum Operating Temperature	T <sub>AMAX</sub>	85	٥C
Supply Voltage	V <sub>DD</sub>	-0.5 to +3.8	V
Input Voltage	VI	-0.5 to V <sub>DD</sub> + 0.3	
Storage Temperature	Τ <sub>S</sub>	-55 to +125	°C
ESD Sensitivity (HBM, per JESD22-A114)	ESD	2500	V
Soldering Temperature (Pb-free profile) <sup>2</sup>	T <sub>PEAK</sub>	260	٥C
Soldering Temperature Time @ T <sub>PEAK</sub> (Pb-free profile) <sup>2</sup>	t <sub>P</sub>	20–40	seconds


Notes:

1. Stresses beyond those listed in Absolute Maximum Ratings may cause permanent damage to the device. Functional operation or specification compliance is not implied at these conditions. Exposure to maximum rating conditions for extended periods may affect device reliability.

2. The device is compliant with JEDEC J-STD-020C. Refer to Si5xx Packaging FAQ available for download from www.silabs.com/VCXO for further information, including soldering profiles.



# 2. Pin Descriptions




#### Table 11. Si595 Pin Descriptions

Pin	Name	Туре	Function					
1	V <sub>C</sub>	Analog Input	Control Voltage					
2	OE*	Input	Output Enable					
3	GND	Ground	Electrical and Case Ground					
4	CLK+	Output	Oscillator Output					
5	CLK– (N/C for CMOS)	Output	Complementary Output (N/C for CMOS, do not make external connection)					
6	6 V <sub>DD</sub> Power Power Supply Voltage							
	*Note: OE pin includes a 17 k $\Omega$ resistor to V <sub>DD</sub> for OE active high option or 17 k $\Omega$ to GND for OE active low option. See 3. "Ordering Information" on page 7.							



### 3. Ordering Information

The Si595 supports a variety of options including frequency, temperature stability, tuning slope, output format, and  $V_{DD}$ . Specific device configurations are programmed into the Si595 at time of shipment. Configurations are specified using the Part Number Configuration chart shown below. Silicon Labs provides a web browser-based part number configuration utility to simplify this process. Refer to www.silabs.com/VCXOPartNumber to access this tool and for further ordering instructions. The Si595 VCXO series is supplied in an industry-standard, RoHS compliant, lead-free, 6-pad, 5 x 7 mm package. Tape and reel packaging is an ordering option.




Example Part Number: 595AE148M500DGR is a 5 x 7 mm VCXO in a 6 pad package. The nominal frequency is 148.5 MHz, with a 3.3 V supply, LVPECL output, and Output Enable active high polarity. Temperature stability is specified as  $\pm 20$  ppm and the tuning slope is 95 ppm/V. The part is specified for a -40 to +85 C° ambient temperature range operation and is shipped in tape and reel format.

#### Figure 1. Part Number Convention



# 4. Outline Diagram and Suggested Pad Layout

Figure 2 illustrates the package details for the Si595. Table 12 lists the values for the dimensions shown in the illustration.



#### Figure 2. Si595 Outline Diagram

Dimension	Min	Nom	Max			
A	1.50	1.65	1.80			
b	1.30	1.40	1.50			
С	0.50	0.60	0.70			
D		5.00 BSC				
D1	4.30	4.40	4.50			
е	2.54 BSC.					
E	7.00 BSC.					
E1	6.10	6.20	6.30			
Н	0.55	0.65	0.75			
L	1.17	1.27	1.37			
р	1.80		2.60			
R		0.70 REF				
aaa		0.15				
bbb		0.15				
CCC	0.10					
ddd	0.10					
eee		0.50				

#### Table 12. Package Diagram Dimensions (mm)



# 5. Si5xx Mark Specification

Figure 3 illustrates the mark specification for the Si595. Table 13 lists the line information.




Figure 3. Mark Specification

Table 13. Si595 Top Mark Description

Line	Position	Description	
1	1–10	"SiLabs"+ Part Family Number, 595 (First 3 characters in part number)	
2	1–10	Si595: Option1+Option2+Freq(7)+Temp Si595 w/ 8-digit resolution: Option1+Option2+ConfigNum(6)+Temp	
3	Trace Code		
	Position 1	Pin 1 orientation mark (dot)	
	Position 2	Product Revision (D)	
	Position 3–6	Tiny Trace Code (4 alphanumeric characters per assembly release instructions)	
	Position 7	Year (least significant year digit), to be assigned by assembly site (ex: 2009 = 9)	
	Position 8–9	Calendar Work Week number (1–53), to be assigned by assembly site	
	Position 10	"+" to indicate Pb-Free and RoHS-compliant	



# 6. 6-Pin PCB Land Pattern

Figure 4 illustrates the 6-pin PCB land pattern for the Si595. Table 14 lists the values for the dimensions shown in the illustration.




Figure 4. Si595 PCB Land Pattern

Dimension	Min	Max	
D2	5.08 REF		
е	2.54 BSC		
E2	4.15 REF		
GD	0.84	_	
GE	2.00	_	
VD	8.20 REF		
VE	7.30 REF		
Х	1.70 TYP		
Y	2.15 REF		
ZD	—	6.78	
ZE	—	6.30	
•	and tolerancing per the ANS esign based on IPC-7351 g	I Y14.5M-1994 specification.	

- design based on IPC-7351 guidelines.
- 3. All dimensions shown are at maximum material condition (MMC).
- 4. Controlling dimension is in millimeters (mm).



# **DOCUMENT CHANGE LIST:**

#### **Revision 0.1 to Revision 0.2**

- Updated Table 5, "CLK± Output Phase Jitter," on page 4.
  - Updated typical phase jitter from 0.6 to 0.7 ps for kV = 380 ppm/V.

#### Revision 0.2 to Revision 1.0

- Updated 2.5 V/3.3 V and 1.8 V CML output level specifications in Table 4 on page 3.
- Updated Si595 device to support frequencies up to 810 MHz for LVPECL, LVDS, and CML outputs.
- Separated 1.8 V, 2.5 V/3.3 V supply voltage. specifications for CML output in Table 3 on page 5.
- Updated Note 1 of Table 5 on page 4 to refer to AN256.
- Updated Table 8 on page 5 to include the "Moisture Sensitivity Level" and "Contact Pads" rows.
- Updated Figure 3 and Table 13 on page 9 to reflect specific marking information.

#### **Revision 1.0 to Revision 1.1**

Swapped D and E values in Table 12 on page 8.

#### Revision 1.1 to Revision 1.2

 Added Table 9, "Thermal Characteristics," on page 5.



# **CONTACT INFORMATION**

Silicon Laboratories Inc.

400 West Cesar Chavez Austin, TX 78701 Tel: 1+(512) 416-8500 Fax: 1+(512) 416-9669 Toll Free: 1+(877) 444-3032

Please visit the Silicon Labs Technical Support web page: https://www.silabs.com/support/pages/contacttechnicalsupport.aspx and register to submit a technical support request.

The information in this document is believed to be accurate in all respects at the time of publication but is subject to change without notice. Silicon Laboratories assumes no responsibility for errors and omissions, and disclaims responsibility for any consequences resulting from the use of information included herein. Additionally, Silicon Laboratories assumes no responsibility for the functioning of undescribed features or parameters. Silicon Laboratories reserves the right to make changes without further notice. Silicon Laboratories makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Silicon Laboratories assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. Silicon Laboratories products are not designed, intended, or authorized for use in applications intended to support or sustain life, or for any other application in which the failure of the Silicon Laboratories product could create a situation where personal injury or death may occur. Should Buyer purchase or use Silicon Laboratories products for any such unintended or unauthorized application, Buyer shall indemnify and hold Silicon Laboratories harmless against all claims and damages.

Silicon Laboratories, Silicon Labs, and DSPLL are trademarks of Silicon Laboratories Inc. Other products or brandnames mentioned herein are trademarks or registered trademarks of their respective holders.

