




## N- and P-Channel 30 V (D-S) MOSFET

PRODUCT SUMMARY								
	V <sub>DS</sub> (V)	$R_{DS(on)}(\Omega)$	I <sub>D</sub> (A) <sup>a</sup>	Q <sub>g</sub> (Typ.)				
N-Channel	30	$0.047 \text{ at V}_{GS} = 10 \text{ V}$	6.0	2.75				
		$0.065$ at $V_{GS} = 4.5 \text{ V}$	5.2	2.75				
D Channal	hannel - 30	$0.089$ at $V_{GS} = -10 \text{ V}$	- 4.3	4.1				
r-Gnannei		$0.140$ at $V_{GS} = -4.5$ V	- 3.4	4.1				



#### **FEATURES**


- Halogen-free According to IEC 61249-2-21 Definition
- TrenchFET® Power MOSFET
- 100 % R<sub>q</sub> Tested
- 100 % UIS Tested
- Compliant to RoHS Directive 2002/95/EC



COMPLIANT HALOGEN **FREE** 

### **APPLICATIONS**

- DC/DC Conve
- Load Switch



N-Channel MOSFET

P-Channel MOSFET

Ordering Information: Si4532CDY-T1-GE3 (Lead (Pb)-free and	Halogen-free)
ABOOLUTE MAYIMUM BATIMOO /T	05.00

<b>ABSOLUTE MAXIMUM RATINGS</b>	<b>S</b> (T <sub>A</sub> = 25 °C, unl	ess otherwi	se noted)		
Parameter	Symbol	N-Channel	P-Channel	Unit	
Drain-Source Voltage	V <sub>DS</sub>	30	- 30	V	
Gate-Source Voltage		V <sub>GS</sub>	± 20		]
	T <sub>C</sub> = 25 °C		6.0	- 4.3	
Continuous Drain Current /T 150 °C\	T <sub>C</sub> = 70 °C	1 , [	4.9	- 3.4	
Continuous Drain Current (T <sub>J</sub> = 150 °C)	T <sub>A</sub> = 25 °C	'D	4.9 <sup>b, c</sup>	- 3.4 <sup>b, c</sup>	
	T <sub>A</sub> = 70 °C		3.9 <sup>b, c</sup>	- 2.7 <sup>b, c</sup>	1
Pulsed Drain Current (10 µs Pulse Width)	I <sub>DM</sub>	24	- 15	Α	
	T <sub>C</sub> = 25 °C		2.3	- 2.3	
Source-Drain Current Diode Current	T <sub>A</sub> = 25 °C	l <sub>S</sub>	1.5 <sup>b, c</sup>	- 1.5 <sup>b, c</sup>	
Pulsed Source-Drain Current		I <sub>SM</sub>	24	- 12	
Single Pulse Avalanche Current		I <sub>AS</sub>	7	8	
Single Pulse Avalanche Energy	L = 0.1 mH	E <sub>AS</sub>	2.5	3.2	mJ
	T <sub>C</sub> = 25 °C		2.78	2.78	
Mantagara Biografia affair	T <sub>C</sub> = 70 °C	1 , [	1.78	1.78	,,,
Maximum Power Dissipation	T <sub>A</sub> = 25 °C	P <sub>D</sub>	1.78 <sup>b, c</sup>	1.78 <sup>b, c</sup>	W
	T <sub>A</sub> = 70 °C	1	1.14 <sup>b, c</sup>	1.14 <sup>b, c</sup>	
Operating Junction and Storage Temperature Ra	T <sub>J</sub> , T <sub>stg</sub>	- 55 t	o 150	°C	

THERMAL RESISTANCE RATINGS								
		N-Ch	annel	P-Ch	annel			
Parameter		Symbol	Тур.	Max.	Тур.	Max.	Unit	
Maximum Junction-to-Ambient <sup>b, d</sup>	t ≤ 10 s	R <sub>thJA</sub>	57	70	57	70	°C/W	
Maximum Junction-to-Foot (Drain)	Steady State	R <sub>thJF</sub>	37	45	37	45		

### Notes:

- a. Based on  $T_C$  = 25 °C.
- b. Surface mounted on 1" x 1" FR4 board.
- d. Maximum under steady state conditions is 120 °C/W (N-Channel) and 110 °C/W (P-Channel).



Parameter	meter Symbol Test Conditions			Min.	Typ. <sup>a</sup>	Max.	Unit	
Static							•	
Drain Source Brookdown Voltage	V <sub>DS</sub>	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	N-Ch	30				
Drain-Source Breakdown Voltage	V DS	$V_{GS} = 0 \text{ V}, I_D = -250 \mu\text{A}$	P-Ch	- 30			V	
V Tomporatura Coefficient	AV /T	I <sub>D</sub> = 250 μA	N-Ch		33		mV/°	
V <sub>DS</sub> Temperature Coefficient	$\Delta V_{DS}/T_{J}$	I <sub>D</sub> = - 250 μA	P-Ch		- 33			
V Tananaratura Coefficient	AV /T	I <sub>D</sub> = 250 μA	N-Ch		- 5.8			
V <sub>GS(th)</sub> Temperature Coefficient	$\Delta V_{GS(th)}/T_J$	II <sub>D</sub> = - 250 μA	P-Ch		4.5			
	.,	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	N-Ch	1.0		3.0	+	
Gate-Source Threshold Voltage	V <sub>GS(th)</sub>	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = - 250 μA	P-Ch	- 1.0		- 3.0	V	
Oata Badal aslasas	1	V 0.V.V	N-Ch			100	^	
Gate-Body Leakage	I <sub>GSS</sub>	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$	P-Ch			- 100	nA	
		V <sub>DS</sub> = 30 V, V <sub>GS</sub> = 0 V	N-Ch			1	1	
Zana Oata Vallana Busin Oamant		V <sub>DS</sub> = - 30 V, V <sub>GS</sub> = 0 V	P-Ch			- 1	1	
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	$V_{DS} = 30 \text{ V}, V_{GS} = 0 \text{ V}, T_{J} = 55 ^{\circ}\text{C}$	N-Ch			5	— μA —	
		V <sub>DS</sub> = - 30 V, V <sub>GS</sub> = 0 V, T <sub>J</sub> = 55 °C	P-Ch			- 5		
<u>_</u>		$V_{DS} = 5 \text{ V}, V_{GS} = 10 \text{ V}$	N-Ch	20			1	
On-State Drain Current <sup>b</sup>	I <sub>D(on)</sub>	V <sub>DS</sub> = - 5 V, V <sub>GS</sub> = - 10 V	P-Ch	- 12			A	
Drain-Source On-State Resistance <sup>b</sup>	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 3.5 A	N-Ch		0.038	0.047		
		V <sub>GS</sub> = - 10 V, I <sub>D</sub> = - 3.5 A	P-Ch		0.073	0.089	Ω	
		V <sub>GS</sub> = 4.5 V, I <sub>D</sub> = 2.8 A	N-Ch		0.052	0.065		
		V <sub>GS</sub> = - 4.5 V, I <sub>D</sub> = - 2.5 A	P-Ch		0.113	0.140		
	g <sub>fs</sub>	V <sub>DS</sub> = 15 V, I <sub>D</sub> = 2.5 A	N-Ch		7	01110		
Forward Transconductance <sup>b</sup>		V <sub>DS</sub> = - 15 V, I <sub>D</sub> = - 3.5 A	P-Ch		7		s	
Dynamic <sup>a</sup>		103 10 1, 10 0.0 1						
Dynamic			N-Ch		305		1	
Input Capacitance	C <sub>iss</sub>	$V_{DS} = 15 \text{ V, } V_{GS} = 0 \text{ V, } f = 1 \text{ MHz}$	P-Ch		340			
	+		N-Ch		65		1	
Output Capacitance	C <sub>oss</sub>	P-Channel	P-Ch		67		рF	
Reverse Transfer Capacitance	C <sub>rss</sub>	$V_{DS} = -15 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$	N-Ch		29			
neverse fransier Capacitatice	Orss	26	P-Ch		51			
	Qg	$V_{DS} = 15 \text{ V}, V_{GS} = 10 \text{ V}, I_D = 2.5 \text{ A}$	N-Ch		6	9		
Total Gate Charge		$V_{DS} = -15 \text{ V}, V_{GS} = -10 \text{ V}, I_{D} = -2.5 \text{ A}$	P-Ch		7.8	12		
	~g		N-Ch		2.75	4.5		
		N-Channel $V_{DS} = 15 \text{ V}, V_{GS} = 4.5 \text{ V} I_{D} = 2.5 \text{ A}$	P-Ch		4.1	6.2	nC	
Gate-Source Charge	$Q_{gs}$	10 v, v <sub>GS</sub> = 7.5 v i <sub>D</sub> = 2.5 A	N-Ch		1.3			
	Ğgs	P-Channel	P-Ch		1.3			
Gate-Drain Charge	$Q_{gd}$	$V_{DS} = -15 \text{ V}, V_{GS} = -4.5 \text{ V}, I_{D} = -2.5 \text{ A}$	N-Ch		0.9			
	- gu		P-Ch N-Ch		1.8	0.5		
Gate Resistance	stance R <sub>g</sub>	I f = 1 MHz		0.6	3.1	6.2	Ω	
ado i lodiciario		9   P	P-Ch	2.0	10	20		



Parameter	Symbol	Test Conditions	Min.	Typ. <sup>a</sup>	Max.	Unit	
Dynamic <sup>a</sup>							
Turn-On Delay Time	t <sub>d(on)</sub>	N.O.	N-Ch		7	11	
Tam-On Belay Time	'a(on)	N-Channel $V_{DD} = 15 \text{ V}, R_{I} = 15 \Omega$	P-Ch		5.5	10	
Rise Time	t <sub>r</sub>	$V_{DD} = 13 \text{ V}, H_L = 13 \text{ S2}$ $I_D \cong 1 \text{ A}, V_{GEN} = 10 \text{ V}, R_q = 1 \Omega$	N-Ch		12	18	
The Thire	'	1D = 171, VGEN = 10 V, 11g = 1 32	P-Ch		13	25	
Turn-Off Delay Time	t <sub>d(off)</sub>	P-Channel	N-Ch		14	25	
	u(on)	$V_{DD}$ = - 15 V, $R_L$ = 15 $\Omega$	P-Ch		17	30	
Fall Time	t <sub>f</sub>	$I_D \cong$ - 1 A, $V_{GEN} =$ - 10 V, $R_g =$ 1 $\Omega$	N-Ch		6	10	- ns
	'		P-Ch		7.7	15	
Turn-On Delay Time	t <sub>d(on)</sub>	N-Channel	N-Ch		16	30	
	u(on)	$V_{DD} = 15 \text{ V}, R_L = 15 \Omega$	P-Ch		40	60	
Rise Time	t <sub>r</sub>	$I_D \cong 1 \text{ A, } V_{GEN} = 4.5 \text{ V, } R_a = 1 \Omega$	N-Ch P-Ch		16	30	
		_			40	60	1
Turn-Off Delay Time	t <sub>d(off)</sub>	P-Channel	N-Ch		9	18	
•		$V_{DD}$ = - 15 V, $R_L$ = 15 $\Omega$	P-Ch		20	40	
Fall Time		$I_D \cong -1 \text{ A}, V_{GEN} = -4.5 \text{ V}, R_g = 1 \Omega$	N-Ch		9	18	
Duain Carrea Badu Biada Obarratari	4:		P-Ch		17	30	
Drain-Source Body Diode Characteris	Stics	<u> </u>	N Ch			0.0	
Continuous Source-Drain Diode Current	IS	T <sub>C</sub> = 25 °C	N-Ch P-Ch			2.3 - 2.3	4
Current			N-Ch			24	Α
Pulse Diode Forward Current <sup>a</sup>	I <sub>SM</sub>		P-Ch			- 12	
	V <sub>SD</sub>	I <sub>S</sub> = 1.25 A	N-Ch		0.8	1.2	
Body Diode Voltage		I <sub>S</sub> = - 0.75 A	P-Ch		- 0.8	- 1.2	V
		Ü	N-Ch		14	21	
Body Diode Reverse Recovery Time	t <sub>rr</sub>		P-Ch		17	30	ns
Party Piada Payara D. Ci	. Q <sub>rr</sub>	N-Channel	N-Ch		6	10	
Body Diode Reverse Recovery Charge		$I_F = 1.25 \text{ A}, \text{ dI/dt} = 100 \text{ A/}\mu\text{s}, T_J = 25 ^{\circ}\text{C}$	P-Ch		11	20	nC
	t <sub>a</sub>	P-Channel	N-Ch		9		
Reverse Recovery Fall Time		I <sub>F</sub> = - 2.5 A, dI/dt = - 100 A/μs, T <sub>J</sub> = 25 °C			12		] nc
Doverno Dogovery Dice Time		]	N-Ch		5		ns
Reverse Recovery Rise Time			P-Ch		5		

#### Notes:


Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

a. Guaranteed by design, not subject to production testing.

b. Pulse test; pulse width  $\leq$  300  $\mu$ s, duty cycle  $\leq$  2 %.




### N-CHANNEL TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)









### N-CHANNEL TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)









**Threshold Voltage** 



On-Resistance vs. Gate-to-Source Voltage



Single Pulse Power, Junction-to-Ambient




\*  $V_{GS} > \mbox{minimum } V_{GS}$  at which  $R_{DS(on)}$  is specified


Safe Operating Area, Junction-to-Ambient




### N-CHANNEL TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)



**Current Derating\*** 



Power Derating, Junction-to-Foot




Power Derating, Junction-to-Ambient


<sup>\*</sup> The power dissipation  $P_D$  is based on  $T_{J(max)}$  = 150 °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.



### N-CHANNEL TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Normalized Thermal Transient Impedance, Junction-to-Ambient



Normalized Thermal Transient Impedance, Junction-to-Foot




### P-CHANNEL TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)







### P-CHANNEL TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




#### Source-Drain Diode Forward Voltage






On-Resistance vs. Gate-to-Source Voltage




Single Pulse Power, Junction-to-Ambient




Safe Operating Area, Junction-to-Ambient




### P-CHANNEL TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)



**Current Derating\*** 






Power Derating, Junction-to-Foot Power Derating, Junction-to-Ambient


<sup>\*</sup> The power dissipation  $P_D$  is based on  $T_{J(max)} = 150$  °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heats inking is used. It is used to determine the current rating, when this rating falls below the package limit.



### P-CHANNEL TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)



Normalized Thermal Transient Impedance, Junction-to-Ambient




Normalized Thermal Transient Impedance, Junction-to-Foot

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishav.com/ppg?64805.


Document Number: 64805 S11-0652-Rev. B, 11-Apr-11



SOIC (NARROW): 8-LEAD JEDEC Part Number: MS-012







	MILLIM	IETERS	INCHES				
DIM	Min	Max	Min	Max			
Α	1.35	1.75	0.053	0.069			
A <sub>1</sub>	0.10	0.20	0.004	0.008			
В	0.35	0.51	0.014	0.020			
С	0.19	0.25	0.0075	0.010			
D	4.80	5.00	0.189	0.196			
E	3.80	4.00	0.150	0.157			
е	1.27	BSC	0.050 BSC				
Н	5.80	6.20	0.228	0.244			
h	0.25	0.50	0.010	0.020			
L	0.50	0.93	0.020	0.037			
q	0°	8°	0°	8°			
S	0.44	0.64	0.018	0.026			
FON 0 00507 D 1 44 0 00							

ECN: C-06527-Rev. I, 11-Sep-06

DWG: 5498

Document Number: 71192 www.vishay.com 11-Sep-06

# Mounting LITTLE FOOT®, SO-8 Power MOSFETs

#### Wharton McDaniel

Surface-mounted LITTLE FOOT power MOSFETs use integrated circuit and small-signal packages which have been been modified to provide the heat transfer capabilities required by power devices. Leadframe materials and design, molding compounds, and die attach materials have been changed, while the footprint of the packages remains the same.

See Application Note 826, Recommended Minimum Pad Patterns With Outline Drawing Access for Vishay Siliconix MOSFETs, (http://www.vishay.com/ppg?72286), for the basis of the pad design for a LITTLE FOOT SO-8 power MOSFET. In converting this recommended minimum pad to the pad set for a power MOSFET, designers must make two connections: an electrical connection and a thermal connection, to draw heat away from the package.

In the case of the SO-8 package, the thermal connections are very simple. Pins 5, 6, 7, and 8 are the drain of the MOSFET for a single MOSFET package and are connected together. In a dual package, pins 5 and 6 are one drain, and pins 7 and 8 are the other drain. For a small-signal device or integrated circuit, typical connections would be made with traces that are 0.020 inches wide. Since the drain pins serve the additional function of providing the thermal connection to the package, this level of connection is inadequate. The total cross section of the copper may be adequate to carry the current required for the application, but it presents a large thermal impedance. Also, heat spreads in a circular fashion from the heat source. In this case the drain pins are the heat sources when looking at heat spread on the PC board.



Figure 1. Single MOSFET SO-8 Pad Pattern With Copper Spreading



Figure 2. Dual MOSFET SO-8 Pad Pattern With Copper Spreading

The minimum recommended pad patterns for the single-MOSFET SO-8 with copper spreading (Figure 1) and dual-MOSFET SO-8 with copper spreading (Figure 2) show the starting point for utilizing the board area available for the heat-spreading copper. To create this pattern, a plane of copper overlies the drain pins. The copper plane connects the drain pins electrically, but more importantly provides planar copper to draw heat from the drain leads and start the process of spreading the heat so it can be dissipated into the ambient air. These patterns use all the available area underneath the body for this purpose.

Since surface-mounted packages are small, and reflow soldering is the most common way in which these are affixed to the PC board, "thermal" connections from the planar copper to the pads have not been used. Even if additional planar copper area is used, there should be no problems in the soldering process. The actual solder connections are defined by the solder mask openings. By combining the basic footprint with the copper plane on the drain pins, the solder mask generation occurs automatically.

A final item to keep in mind is the width of the power traces. The absolute minimum power trace width must be determined by the amount of current it has to carry. For thermal reasons, this minimum width should be at least 0.020 inches. The use of wide traces connected to the drain plane provides a low impedance path for heat to move away from the device.



### **RECOMMENDED MINIMUM PADS FOR SO-8**



Recommended Minimum Pads Dimensions in Inches/(mm)

Return to Index

Ш





Vishay

### **Disclaimer**

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and/or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk and agree to fully indemnify and hold Vishay and its distributors harmless from and against any and all claims, liabilities, expenses and damages arising or resulting in connection with such use or sale, including attorneys fees, even if such claim alleges that Vishay or its distributor was negligent regarding the design or manufacture of the part. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

Document Number: 91000 www.vishay.com Revision: 11-Mar-11