

SGN6210 RF Transceiver/Framer

Production Data Sheet

Product Description:

The Signia SGN6210 IC is a low-cost, fully integrated CMOS radio frequency (RF) transceiver block, combined with a 64byte buffered framer block. In normal applications, the SGN6210 is connected to a low-cost microcomputer (MCU). The on-chip framer processes and stores the RF data in the background, unloading this critical timing function from the MCU. This lowers MCU speed requirements, expedites product development time, and frees the MCU for implementing additional product features.

The RF transceiver block is a self-contained, fast-hopping GFSK data modem, optimized for use in the widely available 2.4 GHz ISM band. It contains transmit, receive, VCO and PLL functions, including an on-chip channel filter and resonator, thus minimizing the need for external components. The receiver utilizes extensive digital processing for excellent overall performance, even in the presence of interference and transmitter impairments. Transmit power is digitally controlled. The low-IF receiver architecture results in sensitivity to -80 dBm or better, with impressive selectivity.

The framer register settings determine the over-the-air formatting characteristics. Transmit data is easily sent overthe-air as a complete frame of data, with preamble, address, payload, and CRC. Receiving data is just the opposite, using the preamble to train the receiver clock recovery, then the address is checked, then the data is reverse formatted for receive, followed by CRC. All of this is done in hardware to ease the programming and overhead requirements of the baseband MCU.

For longer battery life, power consumption is minimized by automatic enabling of the various transmit, receive, PLL, and PA sections, depending on the instantaneous state of the chip. A sleep mode is also provided for ultra low current consumption.

This product is supplied in lead-free, RoHS compliant, 24-lead 4x4 mm JEDEC standard QFN package, featuring an exposed pad on the bottom for best RF characteristics.

Ordering Information

SGN6210

RF Transceiver/Framer

Signia Technologies Co., Ltd. 7F., No.68, Sec. 3, Nanjing E. Rd., (Tel) 886-02-2515-1956 Jhongshan District, Taipei City 104, Taiwan

(Fax) 886-02-2515-1963 sales@signiatech.com

Key Features:


- Combines 2.4 GHz GFSK RF transceiver with 8-bit data framer function
- Eliminates need for external software or hardware FIFO; offloads MCU for other tasks
- Simple microprocessor interface 4 wires for SPI, plus 3 wires for RST/buffer control
- Flexible architecture with 64 byte transmit, receive buffers allow short, long, or infinite packet length
- Always 1 Mbps over-the-air symbol rate, regardless of MCU speed or architecture
- Preamble can be 1 to 8 bytes
- Supports 1, 2, 3, or 4 word address (up to 64 bits)
- Various Payload data formats to eliminate DC offset, enhance receive clock recovery and BER
- Programmable data whitening
- Supports Forward Error Correction (FEC): none, 1/3, or 2/3
- Supports 16-bit CRC
- Power management for minimizing current consumption
- Lead-free 4x4mm QFN package with minimum RF parasitics



Applications:

- Wireless devices that need quick time-to-market
- Battery Powered wireless devices
- Wireless streaming audio
- Home and factory automation
- Simple and fast wireless data networks
- Cordless headsets and Cellular Phones
- Wireless voice and VOIP
- Wireless security and access control

Block Diagram



Ratings

Absolute Maximum Ratings								
Parameter	Symbol		Unit					
i arameter	Symbol	MIN	TYP MAX		Onit			
Operating Temp.	T _{OP}	-40		+85	°C			
Storage Temp.	T _{STORAGE}	-55		+125	°C			
V _{DD_IN} Supply Volt.	V _{DDIO_MAX}			+3.7	VDC			
V_{DD} pins	V_{DD_MAX}			+2.5				
Applied Voltages to Other Pins	V _{OTHER}	-0.3		+3.7	VDC			
Input RF Level	P _{IN}			+10	dBm			
Output Load mismatch ($Z_0=50\Omega$)	VSWR _{OUT}			10:1	VSWR			

Notes:

- Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Recommended operating conditions indicate conditions for which the device is intended to be functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics section below.
- 2. These devices are electro-static sensitive. Devices should be transported and stored in anti-static containers. Equipment and personnel contacting the devices need to be properly grounded. Cover workbenches with grounded conductive mats.

Electrical Characteristics

The following specifications are guaranteed for T_A = 25 °C, $V_{DD_{-}IN}$ = 3.30 ± 0.33 VDC, unless otherwise noted:

Parameter	Symbol	Spe	ecificat	ion	Units	Test Condition and Notes
	Gymbol	MIN	TYP	MAX	Units	rest condition and notes
Current Consumption						
Current Consumption - TX	I _{DD_TX}		27		mA	P _{OUT} = nominal output power
Current Consumption - RX	I _{DD_RX}		25		mA	
Current Consumption – DEEP IDLE	I _{DD_D_IDLE}		1.9		mA	RF Synthesizer and VCO: OFF (see Reg. 21)
Current Consumption - SLEEP	I _{DD_SLP}		8.5		uA	
Digital Inputs						
Logic input high	V _{IH}	0.8 V _{DD_IN}		1.2 V _{DD_IN}	V	
Logic input low	VIL	0		0.8	V	
Input Capacitance	C_IN			10	pF	
Input Leakage Current	I_ _{LEAK_IN}			10	uA	
Digital Outputs						
Logic output high	V _{OH}	0.8 V _{DD_IN}		V _{DD_IN}	V	
Logic output low	V _{OL}			0.4	V	
Output Capacitance	C_out			10	pF	
Output Leakage Current	I_LEAK_OUT			10	uA	
Rise/Fall Time	T_RISE_OUT			5	nS	
Clock Signals						
SPI_CLK rise, fall time	T _{r_spi}			25	nS	Requirement for error-free register reading, writing.
SPI_CLK frequency range	F _{SPI}	0	12		MHz	
Overall Transceiver						
Operating Frequency Range	F_ _{OP}	2400		2482	MHz	
Antenna port mismatch	VSWR_I		<2:1		VSWR	Receive mode.
(Z ₀ =50Ω)	VSWR_0		<2:1		VSWR	Transmit mode.

٦

Г

Parameter		Symbol	Spe	ecificati	ion	Units	Test Condition a	nd Notes	
T di di		Cymbol	MIN	ТҮР	MAX	onito			
Receive Sectio	n						For BER ≤ 0.1%:		
Receiver sensiti	vity			-85	-80	dBm	Meas. at ANT pin.		
Maximum useat	ole signal		-20	+5		dBm			
Data (Symbol) r	ate	Ts		1		us			
Min. Carrier/Inte	erference ratio						For BER $\leq 0.1\%$		
Co-Channel	Interference	CI_cochannel		+9		dB	-60 dBm desired signal.		
Adjacent Ch 1MHz offset	. Interference,	Cl_1		+6		dB	-60 dBm desired signal.		
Adjacent Ch 2MHz offset	. Interference,	Cl_2		-12		dB	-60 dBm desired signal.		
Adjacent Ch 3MHz offset	. Interference,	Cl_3		-24		dB	-67 dBm desired signal.		
Out-of-Band Blo	ocking	OBB_1	-10			dBm	30 MHz to 2000 MHz	Meas. with	
		OBB_2	-27			dBm	2000 MHz to 2400 MHz	ACX BF2520 ceramic filter	
		OBB_3	-27			dBm	2500 MHz to 3000 MHz	on ant. pin. Desired	
		OBB_4	-10			dBm	3000 MHz to 12.75 GHz	sig70 dBm, BER ≤ 0.1%.	
Transmit Section	on								
RF Output Powe	er	P _{AV}		0		dBm	P _{OUT} = nominal output power		
Second harm	onic			-25		dBm	Conducted to ANT pin.		
Third harmon	ic			-50		dBm	Conducted to ANT pin.		
Modulation Cha	racteristics								
Peak FM Deviation	00001111 pattern	$\Delta f1_{avg}$		280		kHz			
	01010101 pattern	∆f2 _{max}		225		kHz			
In-Band Spuriou	is Emission								
2MHz offset		IBS_2			-40	dBm			
>3MHz offse	et	IBS_3			-60	dBm	dBm		
Out-of-Band Spurious Emission, Operation		OBS_O_1		< -60	-36	dBm	30 MHz ~ 1 GHz		
		OBS_O_2		-45	-30	dBm	1 GHz ~ 12.75 GHz, excludes desired signal and	harmonics.	
		OBS_O_3		< -60	-47	dBm	1.8 GHz ~ 1.9 GHz		
		OBS_O_4		< -65	-47	dBm	5.15 GHz ~ 5.3 GHz		


Parameter	Symbol	Spe	ecificati	ion	Units	Test Condition and Notes		
rarameter	Cymbol	MIN	TYP	MAX	onits			
RF VCO and PLL Section								
Typical PLL lock range	FLOCK	2366		2516	MHz			
Tx, Rx Frequency Tolerance					ppm	Same as XTAL pins fre	equency tolerance	
Channel (Step) Size			1		MHz			
SSB Phase Noise			-95		dBc/Hz	550kHz offset		
			-115		dBc/Hz	2MHz offset		
Crystal oscillator freq. range (Reference Frequency)			12		MHz	Designed for 12 MHz crystal reference freq.		
Crystal oscillator digital trim range, typ.		-5		+5	ppm			
RF PLL Settling Time	T _{HOP}		75	150	uS	Settle to within 30 kHz of final value.		
Spurious Emissions	OBS_1		< -75	-57	dBm	30 MHz ~ 1 GHz	IDLE state,	
	OBS_2		-68	-47	dBm	1 GHz ~ 12.75 GHz	Synthesizer and VCO ON.	
LDO Voltage Regulator Section								
Dropout Voltage	V _{do}			0.5	V	Measured during Receive state		
Quiescent current	I _q		8		uA	No-load current consumed by LDO reg.		

Pin Description

Pin No.	Pin Name	Туре	Description	
1	XTALI	AI	Input to the crystal oscillator gain block.	
2, 3	VDD	PWR	Power supply voltage.	
4	ANT	50Ω RF	RF input/output.	
5	GND	GND	Ground connection.	
6, 7, 8	VDD	PWR	Power supply voltage.	
9	FIFO_FLAG	0	FIFO full/empty flag.	
10	RXCLK	0	Receiver symbol timing clock recovery output. Fixed at 1 MHz fundamental rate.	
11	PKT_FLAG	0	Transmit/Receive packet process flag.	
12	GND	GND	Ground connection.	
13	VDD	PWR	Power supply voltage.	
14	SPI_SS	I	Enable line for the SPI bus. Active low.	
15	SPI_MOSI	I	Data input for the SPI bus.	
16	SPI_CLK	I	Clock line for the SPI bus.	
17	RESET_n	I	When RESET_n is low, most of the chip shuts down to conserv power.	
			When raised high, RESET_n is used to turn on the chip, restoring all registers to their default value.	
18	SPI_MISO	0	Data output for the SPI bus.	
19	VDD_IN	PWR	Vdd for the digital i/o pins, plus the on-chip LDO. Nominally +3.3 VDC.	
20	LDO_VOUT	PWR	+1.8V output of the on-chip LDO voltage regulator.	
21	СКРНА	DI	SPI Clock phase. When 0, SPI_MOSI data clocked in on rising edge of SPI_CLK. When 1, SPI_MOSI data clocked in on falling edge of SPI_CLK.	
22	GND	GND	Ground connection.	
23	VDD	PWR	Power supply voltage.	
24	XTALO	AO	Output of the crystal oscillator gain block.	
Exposed pad	GND	GND	Ground connection.	


SPI Command Format 1

CKPHA = 0:



SPI Command Format 2


CKPHA = 1:




Register Information

For the latest register value recommendations, please contact your Signia technical representative.

State Diagram




Typical Application




Simple, low-power (0 dBm) 2.4 GHz RF Transceiver with Framing and data buffers

Typical 2-Layer PCB Layout

Top Layer:



Bottom Layer, as viewed through the top layer:




Pin 1

Pin #	Function	Pin #	Function
1	Gnd.	8	SPI_SS
2	+3.3V	9	FIFO_FLAG
3	OSC_IN	10	RXCLK
4	SPI_MISO	11	n.c.
5	RESET_n	12	PKT_FLAG
6	SPI_CLK	13	n.c.
7	SPI_MOSI	14	Gnd.

Package Outline

QFN 24 Lead Exposed Pad Package, 4x4 mm, 0.5mm pitch. Dimensions in mm.



Dim.	Min.	Nom.	Max.	Dim.	Min.	Nom.	Max.
А	0.70	0.75	0.80	L	0.30	0.40	0.50
A1	0	0.02	0.05	у		0.08	
A3		0.203 REF					
b	0.18	0.25	0.30				
D/E	3.90	4.00	4.10				
D2/E2	1.90	2.00	2.10				
е		0.50 BSC					

IR Reflow Standard

Follow : IPC/JEDEC J-STD-020 B

Condition :

Average ramp-up rate (183°C to peak): 3 °C/sec. max. Preheat: 100~150°C 60~120sec

Temperature maintained above 183°C: 60~150 seconds


Time within 5°C of actual peak temperature: 10 ~ 30 sec.

Peak temperature: 240+0/-5 °C

Ramp-down rate: 6 °C/sec. max.

Time 25°C to peak temperature: 6 minutes max.

Cycle interval: 5 minutes



Time (sec)



Contact Information

Signia Taiwan

Signia Technologies Co., Ltd. 7F., No.68, Sec. 3, Nanjing E. Rd., Jhongshan District, Taipei City 104, Taiwan

(Tel) 886-02-2515-1956 (Fax) 886-02-2515-1963

sales@signiatech.com

Signia U.S.A.

Signia Technologies, Inc. 500 Yosemite Drive, Suite 100 Milpitas, CA 95035 USA

Phone: (408) 945-9988 Fax: (408) 945-9119

sales@signiatech.com

Internet

http://www.signiatech.com/

Information given in this data sheet is believed to be accurate and reliable at the time of printing; however, Signia reserves the right to make changes to products and specifications without notice.

Signia makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Signia assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages.

LIFE SUPPORT POLICY

SIGNIA PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF SIGNIA.

- 1. Life support devices or systems are devices or systems which, a) are intended for surgical implant into the body, or b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.