

POWER FACTOR CONTROLLER

THE INFINITE POWER OF INNOVATION

NOT RECOMMENDED FOR NEW DESIGNS

DESCRIPTION

This monolithic integrated circuit provides all the necessary functions for designing an active power factor correction circuit in conjunction with off-line power converters. Although the IC is optimized for electronic ballast applications, it can also be used in switched mode AC-DC power converters. Included in the 8-pin DIP package are; an under voltage lockout with a micropower start-up with a 2V hysteresis, an internal temperature compensated bandgap reference, a unity gain stable error amplifier, one quadrant multiplier stage, a current


sense comparator and a totem pole output stage for directing driving of the power MOSFET. In addition to the above, an internal logic circuit detects the zero crossing of the inductor current and maintains discontinuous current mode of operation such that it allows no current gaps to appear. This type of operation provides a higher P.F. correction, as well as lower harmonic distortion over the fixed frequency discontinuous current mode. The SG3561A is characterized for operation over the ambient temperature range of -25°C to +85°C.

KEY FEATURES

- MICRO-POWER START-UP MODE (250µA typ.)
- LOW OPERATING CURRENT CONSUMPTION
- INTERNAL 1.5% REFERENCE
- TOTEM POLE OUTPUT STAGE
- AUTOMATIC CURRENT LIMITING OF BOOST STAGE
- DISCONTINUOUS MODE OF OPERATION WITH NO CURRENT GAPS
- NO SLOPE COMPENSATION REQUIRED
- AVAILABLE IN 8 & 14-PIN PLASTIC DIP AND 8-PIN SOIC PACKAGE
- SEE LX1569/1563 FOR NEW DESIGNS

PRODUCT HIGHLIGHT

Typical Application of the SG3561A in an 80W Fluorescent Lamp Ballast with Active Power Factor Control





Note: All surface mount packages are available in Tape & Reel. Append the letter "T" to part number (i.e. SG3561ADMT)

8253880 0003938 975

FOR FURTHER INFORMATION CALL (714) 898-8121

POWER FACTOR CONTROLLER

NOT RECOMMENDED FOR NEW DESIGNS

0.3V to 28V	Supply Voltage (V _{IN})
±500mA	Peak Driver Output Current
	Driver Output Clamping Diodes
±10mA	$V_{\circ} > V_{cc}$ or $V_{\circ} < -0.3V$
	Detector Clamping Diodes
±10mA	$V_{DET} > 6V \text{ or } V_{DET} < 0.9V \dots$
s0.3V to 6V	Error Amp, Multiplier, and Comparator Input Voltages
0.95 to 6V	Detector Input Voltage (Note 2)
	Operating Junction Temperature
150°C	Plastic (M, N and DM Packages)
65°C to 150°C	Storage Temperature Range
300°C	Lead Temperature (Soldering, 10 Seconds)


			**	

Note 2. With no limiting resistor.

M PACKAGE:	
THERMAL RESISTANCE-JUNCTION TO AMBIENT, $\theta_{_{ m JA}}$	95 C/W
N PACKAGE:	
THERMAL RESISTANCE-JUNCTION TO AMBIENT, $\theta_{_{A}}$	65 C/W
DM PACKAGE:	_
THERMAL RESISTANCE-JUNCTION TO AMBIENT, $\theta_{_{12}}$	165 C/W

THERMAL DATA

Junction Temperature Calculation: $T_j = T_A + (P_D \times \theta_{jA})$. The θ_{jA} numbers are guidelines for the thermal performance of the device/pc-board system. All of the above assume no ambient airflow.



DM PACKAGE

(Top View)

NOT RECOMMENDED FOR NEW DESIGNS

RECOMMENDED	OPERATING C	ONDITIO	N.S. (Note 3)		
Parameter	Symbol		nded Operating		Units
		Min.	Тур.	Max.	
Supply Voltage Range	V _{IN}	11		25	1 v
Peak Driver Output Current			±300		mA.
Operating Ambient Temperature Range:					1
SG3561A	T.	-25		85	1 °c

ELECTRICAL CHARACTERISTICS

(Unless otherwise specified, these specifications apply over the operating ambient temperatures for the SG3561A with -25°C \leq T_A \leq +85°C; V_{IN}=12V. Low duty cycle pulse testing techniques are used which maintains junction and case temperatures equal to the ambient temperature.)

Parameter	Test Conditions		SG3561A			
Under-Voltage Lockout Section			Min.	Тур.	Max.	Units
Start Threshold Voltage			9.⊻	10	10.8	٧
UV Lockout Hysteresis			1.6	2.0	2.4	٧
Supply Current Section						
Start-Up Supply Current		$V_{IN} < V_{TH}$	· · · · · ·	0.25	0.5	mA
Operating Supply Current		V _{IN} = 12V, Output Not Switching	**	6	12	mA.
Dynamic Operating Supply Current	AVE	V _{IN} = 12V, 50KHz, CGS = 1000pF		10	15	mA
Reference Section (Note 4)				1		
Initial Accuracy		I _{REF} = OmA, T _J = 25°C	2,463	2.50	2.538	V
Line Regulation		12V < V _{IN} < 25V		0.1	10	m۷
Load Regulation		0 < I _{pp} < 2mA		0.1	10	m۷
Temperature Stability		The state of the s		20		mV
Error Amplifier Section						11117
Input Offset Voltage (Note 4)		· · · · · · · · · · · · · · · · · · ·	-15		15	l mv
Input Bias Current			-2	-0.1		µА
Large Signal Open Loop Voltage Gain		(Note 4)	60	86		dB
Slew Rate				0.6		v/µsec
Power Supply Rejection Ratio (Note 4)			60	86		dB
Output Source Current		V _{OH} = 3.5V	2			mA
Output Sink Current		V _{CI} = 2.0V	2			mA
Output Voltage Range (Note 6)	7	No Load on E.A. Output	1,2		4	V
Unity Gain Bandwidth		<u> </u>		1.0	<u> </u>	MHz
Phase Margin				57	-	*****

(Electrical Characteristics continued next page.)

POWER FACTOR CONTROLLER

NOT RECOMMENDED FOR NEW DESIGNS


Barranakar	9	SG3561 A				
Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Unit
Multiplier Section						
M1 Input Voltage Range			0		2	٧
M2 Input Voltage Range			V _{REF}		V _{REF} +1	٧
Input Bias Current (M1)			-2		2	μA
Multiplier Gain (Note 5), (Note 4)		$V_{M1} = 1V, V_{EA0} = 3.5V$	0.52	0.65	0.78	//
		$V_{M1} = 2V, V_{EA0} = 3.5V$		0.65		N
Multiplier Gain Temperature Stability				-0.2		%/°(
Maximum Multiplier Output Voltage		$V_{M1} = 1V, V_{EA0} > 4V$		0.9	Ī	٧
		$V_{M1} = 2V, V_{EAO} > 4V$	1	1.8		٧
Current Sense Comparator Section	n			1		
Input Bias Current	-	$0V \le V_{cs} \le 1.7V$	-5	1	5	μA
Current Sense Delay to Output		E.A. _{out} = 3.7V	1	200	500	ns
Detect Section						
Input Voltage Threshold			1	1.3	1.6	٧
Hysteresis				175		m۷
Input LO Clamp Voltage		I _{DET} = 100μA			0.95	٧.
Input HI Clamp Voltage		I _{DET} = 3mA	6.1	7.1	, ,	٧
Input Current		$1V \le V_{DET} \le 6V$	-10		10	μА
Input HI/LO Clamp Diode Current		$V_{DET} < 0.9V, V_{DET} > 6V$	•		±3	mA
Output Driver Section					4.	
Output High Voltage		$I_L = -10 \text{mA}_r V_{IN} = 12 \text{V}$	7	9		٧
Output Low Voltage		$I_L = 10 \text{mA}, V_{IN} = 12 \text{V}$		0.8	1.5	٧
Output Rise Time		C _L = 1000pF		100	200	ns
Output Fall Time		C ₁ = 1000pF		90	200	ns

Notes: 4. Because the reference is not brought out externally, these specifications are tested at probe only, and cannot be tested on the packaged part. They are guaranteed by design, and shown for illustrative purposes only.

5.
$$K = \frac{V_{MO}}{(V_{MI}) \times (V_{EA0} - V_{REF})}$$

6. This parameter, although guaranteed, is not tested in production.

NOT RECOMMENDED FOR NEW DESIGNS



FUNCTIONAL DESCRIPTION

Pin	#	Description
V _{iN}	8	Input supply voltage. $V_{IN} \le 8V$ $I_{IN} \le 0.5 \text{mA}$ $V_{IN \text{MAX}} < 25 V$ $V_{IN} \ge 10 V$ $I_{IN} \le 15 \text{mA}$
GND	6	Input supply voltage return. Must always be the lowest potential of all the pins.
INV	ו	Inverting input of the Error Amplifier. The output of the Boost converter should be resistively divided to 2.5V and connected to this pin.
COMP	2	The output of the Error Amplifier. A feedback compensation network is placed between this pin and the INV pin.
MULT	3	Input to the multiplier stage. The full-wave rectified AC is divided to less than 2V and is connected to this pin.
C.\$.	4	Input to the PWM comparator. Current is sensed in the Boost stage MOSFET by a resistor in the source lead, and is fed to this pin through a low-pass filter
I _{DET}	5	A current driven logic input with internal clamp. A second winding on the Boost inductor senses the flyback voltage associated with the zero crossing of the inductor current and feeds it to the I _{DET} pin through a limiting resistor. The logic circuit processes this signal, such that the converter operates in a discontinuous conduction current mode, where there is no current gap between the switching cycles.
v _o	7	PWM output pin. A totem-pole output stage specially designed for direct driving the MOSFET.

8253880 0003942 326



NOT RECOMMENDED FOR NEW DESIGNS

FIGURE INDEX

Application Information

FIGURE

- 1. GENERAL APPLICATION CIRCUIT
- 2. START UP CIRCUITRY
- 3. START UP VOLTAGE
- REFERENCE VOLTAGE vs. TEMPERATURE
- 5. TYPICAL COMPENSATION CIRCUIT
- 6. MULTIPLIER CIRCUIT
- 7. CURRENT SENSE CIRCUIT
- 8. I_{DETECT} INPUT CIRCUIT
- 9. TYPICAL START UP CIRCUIT USING DIAC
- 10. IDETECT LOGIC CIRCUIT
- 11. TYPICAL APPLICATION WITH 120V INPUT
- 12. INDUCTOR CURRENT
- 13. CURRENT DETECT EXAMPLE

Typical Applications

FIGURE

- 14. TYPICAL APPLICATION OF THE SG3561A IN AN 80W FLUORESCENT LAMP BALLAST WITH ACTIVE POWER FACTOR CONTROL - 120V
- TYPICAL APPLICATION OF THE SG3561A IN AN 80W FLUORESCENT LAMP BALLAST WITH ACTIVE POWER FACTOR CONTROL - 220Y
- 16. TYPICAL APPLICATION OF THE SG3561A IN AN 80W FLUORESCENT LAMP BALLAST WITH ACTIVE POWER FACTOR CONTROL - 277M
- 17. TYPICAL APPLICATION OF THE SG3561A IN AN 80W FLUORESCENT LAMP BALLAST WITH ACTIVE POWER FACTOR CONTROL 277V (BUCK BOOST APPLICATION)





NOT RECOMMENDED FOR NEW DESIGNS

APPLICATION INFORMATION

FUNCTIONAL DESCRIPTION

The operation of the circuit is best described by referring to the diagram in Figure 1.

The multiplier stage generates an output voltage (V_{MO}) from the rectified waveform of the AC input (V_{MI}) and the amplitude of the error amplifier output (V_{EA}) . This voltage controls the peak inductor current by turning the power MOSFET off at a threshold, where the current sense voltage (V_{CS}) reaches a given nominal value. This causes the power MOSFET to latch-off until the current in the inductor drops to zero. Once this happens, the secondary winding of the inductor changes its voltage polarity, and gets detected by an internal comparator stage. The polarity of the windings are chosen such that a low I_{DET} voltage turns on the power MOSFET and maintains operation until the above process repeats itself. An external trigger voltage to the IDET is required to start-up the converter until the auxiliary winding of the inductor takes over the operation.




FIGURE 1 — GENERAL APPLICATION CIRCUIT

UNDERVOLTAGE LOCKOUT

The purpose of the undervoltage lockout is to perform two functions: 1) to maintain a low quiescent current during power-up, 2) to guarantee that the IC is fully functional before the output stage is activated. To realize this, a micropower comparator with a start-up threshold of 10V and a built-in hysteresis of 2V is incorporated. This comparator acts as a switch for the pre-regulator stage, which supplies a stable bias to the internal circuitry of the IC. Figure 2 shows a simplified schematic of this section, as well as the external components required, inorder to generate bootstraping voltage from the secondary winding of inductor. The operation of the circuitry is as follows.




FIGURE 2 — START UP CIRCUITRY

Start-up capacitor C_3 is first charged by the current through resistor R_3 . Once this voltage exceeds 10V, then the IC starts operating, requiring more supply current than R_3 can provide. This causes the energy stored in the capacitor to supply the IC with the operating current until the bootstrap winding on L1 takes over the power to maintain operation.




FIGURE 3 — START UP VOLTAGE

$$V_{\text{START}} = 1.25 \left[\frac{R_{\text{A}}}{R_{\text{B}} \parallel R_{\text{C}}} + 1 \right] \quad V_{\text{HYST}} = 1.25 \frac{R_{\text{A}}}{R_{\text{C}}}$$





NOT RECOMMENDED FOR NEW DESIGNS

APPLICATION INFORMATION

VOLTAGE REFERENCE

The voltage reference is a low drift bandgap design which provides a stable +2.5V output with ±1.5% initial tolerance. This pin is internally connected to the non-inverting input of error amplifier and is only available in a 14-pin package. It can provide up to 2mA of current for powering any external circuitries and is not internally current limited.




FIGURE 4 --- REFERENCE VOLTAGE vs. TEMPERATURE

ERROR AMPLIFIER

The error amplifier is an internally compensated PNP input stage with access to the inverting input and output pin. The N.I. input is internally connected to the voltage reference and is available only in a 14-pin package. The amplifier is designed for an open loop gain of 85dB, along with a typical bandwidth of 1MHz and 57 degrees of phase margin. The amplifier's input bias current (2μA max.) results in a DC error in output voltage. In order to minimize this effect, the current flow in resistor R_q must be much greater than the bias current; As an example, for a 1% error in output, the current must be at least 200µA. The error amp output is provided for an external compensation of the feedback loop. This compensation is typically just a capacitor connected between this pin and the inverting input pin. The compensation capacitor is designed to set the bandwidth such that it adequately rejects the low frequency ripple which is present at the output voltage.




FIGURE 5 — TYPICAL COMPENSATION CIRCUIT

MULTIPLIER

The SG3561A features a one quadrant multiplier stage having two inputs: one is internally driven by a DC voltage (this being the difference of E.A. output and $V_{\rm REF}$ (M2)), and the other (M1) is available for external connection. The output is internally tied to an input of the PWM comparator. The rectified AC input is typically divided down to less than 1V and is connected to the "M1" input by a resistor divider. The output of the multiplier which is a function of both inputs, controls the inductor peak current during each cycle of operation.

The multiplier is mostly linear if the M1 input is limited to less than 1V and the E.A. output is kept below 3.5V (under all specified load and line conditions). The output clamps to a maximum value of 0.9V typically if the E.A. output is higher than 4V and $V_{M1} = 1V$.




FIGURE 6 - MULTIPLIER CIRCUIT

$$K = \frac{V_{M0}}{V_{M1} (V_{EA} - V_{REF})} \qquad \text{where:} \quad K \equiv Gain$$

$$V_{MO} \equiv Mult. \text{ Output}$$

$$V_{M1} \equiv Mult. \text{ Input}$$

$$V_{E1} \equiv E.A. \text{ Output}$$

CURRENT SENSE COMPARATOR / PWM LATCH

Current Sense comparator is configured as a PNP input differential stage with one input internally tied to the multiplier output and the other available for current sensing. Current is converted to voltage using an external sense resistor in a series with the power MOSFET (Q1). When voltage across this resistor exceeds the threshold set by the multiplier output, the current sense comparator terminates the gate drive to Q1, as well as resetting the PWM latch. The latch ensures that the output remains in a low state once the switch current falls back to zero.

An offset is built into current sense input to ensure that the output remains in a low state when the load is removed from the output of the converter. This offset is guaranteed to be higher than the multiplier offset during the above condition.

■ 8253880 0003945 035



NOT RECOMMENDED FOR NEW DESIGNS

APPLICATION INFORMATION

CURRENT SENSE COMPARATOR / PWM LATCH (continued)


Sense resistor R_g is designed according to the following formula:

 $R8 \le \frac{V_{M0}}{I_{LMAX}}$

where: K ≡ Gain

V_{MO} ≡ Mult. Output under min. line condition

 $V_{M1} \equiv Mult. Input$



R7 and C5 form a low pass filter to eliminate the leading edge current spike.

FIGURE 7 — CURRENT SENSE CIRCUIT

PWM DRIVER STAGE

The SG3561A output driver is designed for direct driving of power MOSFETs. It is a totem pole stage with ±0.5A peak current capability. This typically results in a 100 nanosecond rise and fall times into a 1000pF capacitive load. Additionally, the output is held low during the under voltage condition to ensure that the power MOSFET remains in the off state.

CURRENT DETECT LOGIC

The function of "current detect logic" is to sense the operating state of the boose inductor and to enable the output driver accordingly. To achieve this, the downward slope of the inductor current is detected by monitoring the voltage across a separate winding and is connected to the detector input $(I_{\rm DET})$ pin. Once the inductor current drops to zero, the sensed voltage reverses, setting the $I_{\rm DET}$ input to a low-level, thus enabling the output driver. Since this is a negative voltage, a level shifter as shown in Figure 8 is provided to prevent the $I_{\rm DET}$ pin from going below the ground. The maximum current drawn from this pin must be limited to less than 3mA.

A high level voltage occurs when the inductor discharges. Referring to Figure 9, once the C.S. comparator inhibits the output driver and resets the flip-flop, the inductor voltage reverses and sets the $I_{\rm DET}$ pin to a high level. This ensures the reset instruction of the current sense comparator and reduces its noise susceptibility. An internal zener diode with maximum current capability of 3mA limits the positive voltage swing to 7 volts typically.




FIGURE 8 - I_{DETECT} INPUT CIRCUIT

Since the output driver is inhibited during the power-on cycle, an external trigger signal is required to start-up the converter before the $I_{\rm DET}$ winding takes over the operation. The trigger signal can be derived either from the second stage of the converter (i.e. the ballast voltage generator), or if stand alone operation is desired from a circuit as shown in Figure 9. Additionally, this signal should be low enough that the voltage from the detector winding is allowed to dominate during the normal operation.


The equations below describe the selection of R_4 and R_5 in Figure 10.

$$2500 \ V_{wp} \ge R_{_{4}} \ge 400V_{wp} \qquad \text{where} \ V_{wp} \equiv \text{Peak detector}$$

$$R_{_{5}} = 0.8 \ R_{_{4}} \left(\frac{V_{_{TR}}}{1.6} \right) \qquad V_{_{TR}} \equiv \text{Trigger voltage}$$

$$V_{_{RES}} R_{_{5}} = \frac{100}{100} \text{ Trigger voltage}$$

FIGURE 9 — TYPICAL START UP CIRCUIT USING DIAC



8253880 0003946 T71 ■

Power Factor Controller

NOT RECOMMENDED FOR NEW DESIGNS

APPLICATION INFORMATION

TYPICAL APPLICATION

The application circuit shown in Figure 11 uses the SG3561A as the controller to implement a boost type power factor regulator. The IC controls the regulator, such that the inductor current is always operating in a discontinuous conduction mode with no current gaps. This mode of operation has several advantages over the fixed frequency discontinuous conduction mode: 1) The switching frequency adjusts itself to the AC line envelope, causing a sinusoidal current draw, 2) Since there is no current gap between the switching cycles, the inductor voltage does not oscillate, causing less radiated noise, 3) The lower peak inductor current causes less power dissipation in the power MOSFET.

A set of formulas have been derived specifically for this mode, and are used throughout the design procedure:

The following are specifications for the boost converter:

Input Voltage Range Output Voltage

100 to 130V RMS 230V DC

Output Power Efficiency

80W

Power Factor

95% at full load > 0.99 at full load

< 10% at full load Total Harmonic Distortion




FIGURE 11 — TYPICAL APPLICATION WITH 120V INPUT

OUTPUT VOLTAGE REQUIREMENT

Since the converter is a boost type topology, it requires the output voltage to always be higher than the input voltage. It is recommended to choose this voltage at least 15% higher than the maximum input voltage.

$$V_0 \ge 1.15 \cdot 130 \sqrt{2} = 211 \text{ Volts}$$

INDUCTOR PEAK CURRENT

It can be shown by referring to Figure 12 that the inductor peak current is always twice the average input current.




FIGURE 12 - INDUCTOR CURRENT



Power Factor Controller

NOT RECOMMENDED FOR NEW DESIGNS

APPLICATION INFORMATION

INDUCTOR PEAK CURRENT (continued)

$$\begin{split} &I_{\text{IN(I)}} &= \sum_{l} \text{AVE} \left[I_{l} \left(t \right) \right] \\ &I_{lN} &= \frac{1}{T} \left[\frac{\left(I_{l} \right) \left(T \right)}{2} \right] \cdot \frac{I_{l}}{2} \\ &I_{\text{IN(Inca)}} = I_{p} = \frac{I_{LP}}{2} \end{split}$$

I, = Inductor peak current at peak input voltage.

Maximum peak input current can be calculated by using:

$$I_{p} = \frac{2P_{o}}{\eta V_{p}}$$

where:

η = Converter efficiency V_p = Peak AC input voltage

assuming: $\eta = 95\%$, $P_{O} = 80W$, $V_{Pomo} = 100\sqrt{2} = 141$ $I_p = \frac{2 * 80}{(.95)(141)} = 1.2A$ $I_{IP/min,AC} = 2 * 1.2 = 2.4A$

INDUCTOR DESIGN

The most important part of the circuit is to design the energy storage element. To do this, we use the following equation to

$$L_{1} = \frac{\eta \frac{V_{o} \cdot V_{p}}{V_{o}} T V_{p}^{2}}{4 P_{O}}$$

 $L_{1} = \frac{\eta \frac{V_{0} \cdot V_{1}}{V_{0}} T V_{p}^{2}}{4 P_{0}} \qquad \text{where: } \eta = \text{Efficiency}$ $V_{0} = \text{Output Do}$ V_o≡ Output DC Voltage V_p ≡ Peak AC Input Voltage T = Switching period P_o ≡ Output Power

$$L_1 = \frac{.95 \left(\frac{230 - 120 \sqrt{2}}{230} \right) 20 \cdot 10^{-6} \cdot (120 \sqrt{2})^2}{4 \cdot 80} = 448 \mu H$$

Once the inductance is calculated, we can either use the area product method (AP) or other ${\rm K_{\it s}}$ (based on copper losses method), for selecting proper core. In this example, we apply the K_o approach using the following steps:

Step 1: Calculate K, using

$$K_g = \frac{\Omega}{P_{CU}} \left(\frac{L_1 I_{LP}^2}{B} \right)^2$$

where: L, = Required inductance

 $\Omega \equiv 1.724 * 10^{-8} \text{ m}$

B ≡ Maximum flux density

I,p = Maximum peak inductor current P_{CU}

■ Maximum copper dissipation

INDUCTOR DESIGN (continued)

Assume: $P_{GU} = 1.6W$ (2% of total output)

$$K_g = \frac{1.724 \cdot 10^8}{1.6} \left[\frac{450 \cdot 10^6 \cdot (2.4)^2}{0.15} \right]^2 = 3.21 \cdot 10^{-12} \text{ m}^5$$

Step 2: Choose a core with higher Kg than the one calculated in Step 1.

$$K_g/\text{core} = k \frac{A_w A_E^2}{I_w}$$

where: $k \equiv \text{Winding coefficient (typ. } k=0.4)$

A_w ≡ Bobbin window area $A_E^w \equiv Effective core area$ $I_W \equiv Mean length per turn$

K, factor for TDK PQ2625:

$$A_w = 47.7 \text{mm}^2$$

 $A_E = 118 \text{mm}^2$
 $I_w = 56.2 \text{mm}$

$$K_g = 0.4 \frac{(47.7) (118)^2}{56.2} (mm)^5 = 4.7 \cdot 10^{-12} m^5$$

Step 3: Determine number of turns.

$$N = \frac{L I_{LP}}{B A_E}$$

$$N = \frac{450 \cdot 10^6 \cdot 2.4}{0.15 \cdot 118 \cdot 10^6} = 61 \text{ turns}$$

$$A_{\text{WIRE}} = k \frac{A_{\text{w}}}{N} = 0.4 \frac{47.7}{61} = 0.31 \text{mm}^2$$

= 480mil²

choose #22 AWG with $r = 0.0165\Omega/\text{feet}$ resistance.

$$\begin{aligned} R_{\rm w} &= N * I_{\rm w} * r \\ R_{\rm w} &= 0.185 \Omega \end{aligned}$$

Step 4: Calculate air gap

$$I_g = \frac{\mu_o N^2 A_E}{L}$$

$$I_q = \frac{4\pi \cdot 10^{-7} \cdot (61)^2 \cdot 118 \cdot 10^{-6}}{450 \cdot 10^{-6}} = 0.122 \text{cm} = 48 \text{ mil}$$

Step 5:
$$N_s \approx N_p \frac{V_s}{V_o}$$

 $N_s = 61 \frac{15}{230} = 4T$ where: $V_s =$ secondary voltage

N_c may be adjusted to account for the drop in start-up capacitor.

NOT RECOMMENDED FOR NEW DESIGNS

APPLICATION INFORMATION

POWER MOSFET SELECTION

The voltage rating of MOSFET and rectifier must be higher than the maximum value of the output voltage.

$$V_{DS} \ge 1.2V_{OMAX}$$
 $V_{DS} \ge 282V$

$$V_{DS} \ge 282V$$

The RMS current can be approximated by multiplying the RMS current at the peak of the line by 0.7.

$$I_{PMS} = 0.7 I_{IP} \sqrt{D/3}$$

$$I_{RMS} = 0.7 I_{LP} \sqrt{D/3}$$
 D = On-time duty cycle

D = 0.39 at
$$V_{AC} = 100V$$

 $I_{LM} = 2.4A$

$$I_{\text{RMS}} = (0.7) (2.4) (\sqrt{.39/3}) = 0.61A$$



$$R_{DS} \le \frac{P_{DC}}{I_{PMS}^2}$$

$$I_{RMS}/triangle = I_{LP} \sqrt{D/3}$$

 $P_{poc} \equiv allowable power dissipation$

$$R_{DS} \le \frac{1}{0.61}$$

choose IRF730 with $R_{DS} = 1\Omega$ and $V_{DS} = 400V$.

CURRENT SENSE AND MULTIPLIER COMPONENT SELECTION

Resistors R, and R, are selected such that the peak voltage at M1 input (pin 3) is 1V at the maximum line voltage.

$$\frac{R_1}{R_2} = V_{AC PEAK} - 1$$
 $\frac{R_1}{R_2} = 183$ if $R_1 = 2.2M$ then $R_2 = 12K$

$$\frac{R_1}{R_2} = 183$$

then
$$R_2 = 12K$$

The value of R₂ can be selected using the following equations:

 $V_{M0} = k V_{M2} * V_{M1}$ $V_{M1} = Maximum voltage at M1 input$ under min. line condition

$$V_{M0} = (0.75) (3.5 - 2.5) (0.77) = 0.58$$

$$R_8 = \frac{V_{MO}}{I_{1p}} = \frac{0.58}{2.4} = \frac{0.58}{2.4} = 0.24\Omega \qquad \text{choose } R_8 = 0.22\Omega$$

choose
$$R_8 = 0.22\Omega$$

To eliminate the turn-on current spike, a low pass filter with a high corner frequency must be designed such that:

$$R_x C_x \ge 1.6T$$

if
$$T = 100$$
nsec

 $R_{z}C_{x} \ge 0.16\mu sec$

assuming $C_4 = 1000pF$



The values of R, and C, may be optimized further based on each specific application. Additionally R₁₃ can be used to adjust the overall loop gain in order to maintain regulation at the minimum input voltage.

ERROR AMPLIFIER COMPONENT SELECTION

The values of R₉ and R₁₀ are calculated based on the operating output voltage. The value of C, is mainly selected to reject the 120Hz ripple associated with the output voltage. Lack of adequate ripple rejection causes input current distortion; however, too much rejection will make a slow loop response and a high voltage overshoot during the turn-on.

$$\frac{R_{o}}{R_{10}} = \frac{V_{O}}{V_{REF}} - 1$$

$$\frac{R_9}{R_{10}} = \frac{230}{2.5} - 1 = 91$$

assuming
$$R_o = 1M\Omega$$

For output voltages higher than 250V, safety regulations may require two 14W resistors to be placed in series.

Assuming a 40dB rejection at 120Hz:

Gain =
$$\frac{1}{2\pi f R_9 C_5}$$

 $C_5 \ge \frac{100}{2\pi (120)(10^6)}$

 $Gain/120Hz \le 0.01$

$$C_5 \ge \frac{100}{2\pi(120)(10^6)}$$

$$C_{s} \ge 0.133 \mu f$$

choose
$$C_s = 0.22 \mu f$$

BW =
$$\frac{1}{2\pi R_o C_s}$$
 = $\frac{1}{2\pi (10^6)(.22 \cdot 10^6)}$ = 0.72Hz

INPUT RECTIFIER AND CAPACITOR SELECTION

The current through each diode is a half-wave rectified sine wave. The maximum current happens at minimum line with a peak value of 1.2A.

$$I_{AVE} = \frac{I_{PEAK}}{\pi} = \frac{1.2}{\pi} = 0.38A$$

choose 1N4004 with 1A rating

$$P_{DISS} = (I_{AVE}) (V_p) = 0.38 * 0.9 = 0.344W$$

$$T_{j} = T_{A} + P_{D} \times \theta_{j}$$

$$T_J = T_A + P_D \times \theta_{JA}$$
 assuming $\theta_{JA} = 65^{\circ}\text{C/W}$ for $1/8^{\circ}$ lead length.

$$T_r = 80 + (.344)(65) = 102$$
°C

8253880 0003949 780



NOT RECOMMENDED FOR NEW DESIGNS

APPLICATION INFORMATION

INPUT RECTIFIER AND CAPACITOR SELECTION (continued)

Assuming φ is the percentage of allowable input current ripple, C, can be calculated using the following equations:

$$R_{EFF} = \frac{2 P_o}{\eta I_p^2}$$

$$C_1 \ge \frac{1}{\varphi 2\pi R_{EFF} f_{sw}}$$

 $C_1 \ge \frac{1}{\phi 2\pi R_{EFF} f_{sw}}$ $f_{sw} = Switching frequency of inductor current$ at peak input voltage.

if $\varphi = 3\%$

$$R_{EFF} = \frac{2 * 80}{(.95)(1.2)^2} = 117\Omega$$

$$C_1 \ge \frac{1}{(.03)(2\pi)(117)(50000)} = 0.9 \mu F$$

choose 1µF, 250V capacitor.

BIAS SUPPLY COMPONENT SELECTION

A bleeding resistor (R2) off of either output voltage or capacitor C, can be selected such that it provides sufficient start-up current for the IC, as well as charging the start-up capacitor C.

$$R_{3} = \frac{V_{PMIN}}{I_{ST}}$$

$$R_{3} = \frac{140}{0.5 \cdot 10^{-3}} = 280K$$

 $R_3 = \frac{V_{\text{PMIN}}}{I_{\text{ST}}} \qquad I_{\text{ST}} \equiv \text{Start-up current}$ $R_3 = \frac{140}{0.5 \cdot 10^3} = 280K \qquad V_{\text{PMIN}} \equiv \text{Peak AC voltage at min. AC line}$ $P_{\text{R3}} = \frac{V_{\text{INMAX}}}{R_3} \leq 0.25W \qquad V_{\text{INMAX}} \equiv \text{Max. RMS input}$

$$P_{R3} = \frac{V_{IN MAX}}{R_3} \le 0.25W$$

$$R_3 \ge 4V_{1N,MAX}^{2}$$

$$280 \text{K} \geq \text{R}_{_3} \geq 68 \text{K}$$

choose R, = 110K

The start-up capacitor must be chosen such that it supplies power to the IC until the voltage on the bootstrap winding exceeds the start threshold (this is typically around 10 volts). C₃ must also be designed to have low ripple voltage at twice the line frequency.

$$C_3 (\Delta V_R) \ge \frac{I}{2 f_{LINE} \Delta V_R}$$

 $C_{3} (\Delta V_{R}) \ge \frac{1}{2 f_{LINE} \Delta V_{R}} \qquad I \equiv \text{Operating current}$ $f_{LINE} \equiv \text{Line frequency}$ $\Delta V_{r} \equiv \text{Ripple voltage}$ $C_{3} (\Delta T) \ge \frac{I\Delta T}{\Delta V_{H}} \qquad \Delta T \equiv \text{Time allowed for bootstrap}$ winding to reach start-upwinding to reach start-up threshold

$$C_3 (\Delta V_R) \ge \frac{15 \cdot 10^{-3}}{2 \cdot 60 + 2} = 62 \mu F$$

assuming $\Delta T = 2ms$

$$C_3 (\Delta T) \ge \frac{15 * 10^{.3} * 2 * 10^{.3}}{1.8V} = 17 \mu f$$

choose
$$C_3 = 68\mu F$$
.

OUTPUT CAPACITOR SELECTION

There are mainly two criterias for selecting the output capacitor: A large enough capacitance to maintain a low ripple voltage, and a low ESR value in order to prevent high power dissipation due

The output capacitance can be approximated from the following equation:

$$C_6 \ge \frac{I_{DC}}{2\pi f_{LINE} \Delta V}$$
 where: $I_{DC} \equiv DC$ output current $\Delta V \equiv Output$ ripple

$$\Delta V = \text{Output ripple}$$

$$I_{DC} = \frac{80}{230} = 0.348A$$

assuming 5% peak to peak ripple,

$$C_6 \ge \frac{0.348}{2\pi (60) (11.5)} = 81 \mu F$$

choose $C_6 = 100 \mu F$.

CURRENT DETECT COMPONENT SELECTION

The values of R4 and R5 can be calculated using the following equations:

$$400V_{WP} \ge R_{\downarrow} \ge 2500V_{WP}$$

$$R_5 = 0.8R_4 \left(\frac{V_{TR}}{1.6} \right)$$

where:

 $V_{wp} \equiv Maximum detector winding voltage$

$$V_{TR} \equiv Trigger \ voltage$$

NOT RECOMMENDED FOR NEW DESIGNS

APPLICATION INFORMATION

CURRENT DETECT COMPONENT SELECTION (continued)

Assuming V_{wp} = 15V and peak trigger voltage from the start-up circuitry is 7V, the values R_4 and R_5 using above formulas are:

 $6K\Omega \le R_4 \le 37.5K\Omega$

choose $R_4 = 22K$

$$R5 = 0.8 (22) \left(\frac{7}{1.6} - 1 \right) = 59.4 \text{K}\Omega$$

choose R₅ = 51K




FIGURE 13 — CURRENT DETECT EXAMPLE

NOT RECOMMENDED FOR NEW DESIGNS

TYPICAL APPLICATIONS 120V Pin numbers are for 8-pn dip package. D7 R11 HT32 Core: PQ2625 560K L1 Ind: 450µH Gap: 48mil R12 \$ R5 ≥ 0.1pF #22 - AWG 62T 2304 ١٠٠٠٠٠٤ -66► MR854 51 R3 \$110K 1/2W **本**DI **本**D2 D5 1N4935 FLUORESCENT LAMP BALLAST 1N4004 1N4004 ŠR9 1MΩ C3 R1 ≤ 68µF 25V AC+O Q1 C6 100µF □IRF730 120V ÌμF 0.1µF MULT COM AC-O 0.22µF INV R2 12K ≶ \$R10 \$11K **R7 本**D3 **本**D4 3300 C.\$ 1N4004 1N4004 0.01pF R13 \$

FIGURE 14 — TYPICAL APPLICATION OF THE SG3561A IN AN 80W FLUORESCENT LAMP BALLAST WITH ACTIVE POWER FACTOR CONTROL.

Electrical Specificat	ion 120VAC Input -	120VAC Input - 230VDC / 80W Output							
Ref.	Component	Manuf.	Ref.	Component	Manuf.				
L1	SG3561AM PQ2625/H7C1 Core IRF730, 400V 1N4004, Diode, 1A 1N4935, Diode, 1A MR854, 3A, 400V H732, DIAC 2.2MΩ 12KΩ 110K, ½W 22K 51K 47Ω 330Ω 0.22Ω, ½W - Carbon type 1MΩ, 1% Res 11KΩ, 1% Res 560KΩ 300Ω 2KΩ	Linfinity TDK I.R. Motorola Motorola TECCOR	C1 C2 C3 C4 C5 C6 C7 C8	1μF/250V 0.01μF/50V 68μF/25V 0.22μF/50V 3300μF/50V 100μF/400V 0.1μF/50V 0.1μF/50V					

POWER FACTOR CONTROLLER

NOT RECOMMENDED FOR NEW DESIGNS

TYPICAL APPLICATIONS

220V

Pin numbers are for 8-pn dip package.




FIGURE 15 — TYPICAL APPLICATION OF THE SG3561A IN AN 80% FLUORESCENT LAMP BALLAST WITH ACTIVE POWER FACTOR CONTROL.

Ref.	Component	Manuf.	Ref.	Component	Manuf.
IC	SG3561A	Linfinity	C1.	0.22μF/600V	
L1	PQ262/H7C1 Core	TDK	C2	0.01pF/50V	
Q1	IRF830, 500V	I.R.	C3	68µF/25V	
D1-D4	1N4004, Diode, 1A	Motorola	C4	0.22µF/50V	
D5	1N4935, Diode, 1A	Motorola	C5	3300pF/50V	
D6	MR856, 3A, 600V	Motorola	C6	47µF/450V	
D7	HT32, DIAC	Teccor	C7	0.1µF/50V	
R1	2.2ΜΩ		C8	0.1µF/50V	
R2	12ΚΩ			' ' '	
R3	220K, 1/2W		li .		
R4	22K		1		
R5	39K		-	1	
R6	47Ω				
R7	330Ω		1		
R8	1Ω, ½W - Carbon type		İ		1
R9	1MΩ, 1% Res		H		,
R10	2.7ΜΩ				
R11	560ΚΩ				
R12	300Ω				
R13	2ΚΩ		H		

NOT RECOMMENDED FOR NEW DESIGNS

TYPICAL APPLICATIONS

277V

Pin numbers are for 8-pn dip package.




FIGURE 16 — TYPICAL APPLICATION OF THE SG3561A IN AN 80W FLUORESCENT LAMP BALLAST WITH ACTIVE POWER FACTOR CONTROL.

Ref.	Component	Manuf.	Ref.	Component	Manuf
IC	SG3561A	Linfinity	C1	0.22µF/600V	
L1	PQ2620/H7C1 Core	TDK 1	C2	0.047 _u F/50V	
Qĭ	IRFBE42, 600V	I.R.	C3	68µF/25V	
D1-D4	1N4007, Diode, 1A	Motorola	C4	0.22µF/50V	, ;
D5	1N4935, Diode, 1A	Motorola	C5	3300pF/50V	
D6	MR856, 3A, 600V	Motorola	C6, C9	47µF/315V	
D7	HT32, DIAC	TECCOR	C7	0.1µF/50V	
R1	2.2ΜΩ		C8	0.1µF/50V	
R2	5.1ΚΩ			S p. , 66 .	
R3	260KΩ, 1W		i		
R4	22ΚΩ			1	
R5	22ΚΩ				
R6	47Ω		Į.	1	
R7	330Ω				
R8	0.51Ω, ½W - Carbon type	,			
R9	2.2MΩ, 1% Res		1		
R10	11.3KΩ, 1% Res		ł		
R11	1.5ΚΩ		1	1	
R12	3000		{{		





R13

Electrical

POWER FACTOR CONTROLLER

NOT RECOMMENDED FOR NEW DESIGNS

TYPICAL APPLICATIONS

277V - Buck Boost Application

Pin numbers are for 8-pn dip package.




FIGURE 17 — TYPICAL APPLICATION OF THE SG3561A IN AN 80W FLUORESCENT LAMP BALLAST WITH ACTIVE POWER FACTOR CONTROL.

Electrico Specific	Electrical Specification 90-265VAC Input — 230VDC / 80W Output						
Ref.		ponent	Manuf.	Ref.	Component		Manuf.
IC IC2 L1 Q1 D1-D4 D5 D6 R1 R2 R3 R4 R5 R6 R7 R8	IRFPE 1N40 1N49 BYW 2.2M 7.5K 150K 22kΩ 22K 22Ω 330Ω	58N 520/H7CI Core 52, 800V 007, Diode, 1A 935, Diode, 1A 96D, 4A, 800V Ω, 1% Ω, 1% 1, 2W	Linfinity TDK I.R. Motorola Motorola	C1 C2 C3 C4 C5 C6 C7, C8 C9	0.22µF/600V 0.033µF/50V 68µF/25V 0.22µF/50V 3300µF/50V 100µF/400V 0.033µF/50V		
R10 R11 R12 R13, 14 R15, 16	130K 12.7I 12.7I 499K	K, 1% K, 1% K, 1350V K, 350V					

NOT RECOMMENDED FOR NEW DESIGNS

TYPICAL APPLICATIONS

90 - 265V

Pin numbers are for 8-pn dip package.




FIGURE 18 — TYPICAL APPLICATION OF THE SG3561A IN AN 80W FLUORESCENT LAMP BALLAST WITH ACTIVE POWER FACTOR CONTROL.

Electric Specific		90-265VAC Input	_	432VDC /	/ 80W (Dutput	
Ref.	Com	ponent		Manuf.	Ref.	Component	Manuf.
IC L1 Q1 D1-D4 D5 D6 D7 R1 R2 R3 R4 R5	SG3. PQ2. IRFBI 1N4. 1N4. MR8. HT3: 2.2A. 6.49	561A 620/H7C1 Core E42, 600V 007, Diode, 1A 935, Diode, 1A 56, 3A, 600V 2, DIAC MQ, 1% K, 1% K, 1W		Linfinity TDK I.R. Motorola Motorola Motorola TECCOR	C1 C2 C3 C4 C5 C6, C9 C7	0.47µF/600V 0.047µF/50V 68µF/25V 0.22µF/50V 1000pF/50V 47µF/315V 0.1µF/50V	Manut.
R6 R7 R8 R9 R10 R11 R12 R13	22Ω 330 0.51 2.2Λ	Ω Ω, ½W - Carbon type ΛΩ, 1% Res ľKΩ, 1% Res Ω					