


# **Pulse Width Modulator Control Circuit**

The SG3525 pulse width modulator control circuit offers improved performance and lower external parts count when implemented for controlling all types of switching power supplies. The on-chip +5.1 V reference is trimmed to  $\pm 1\%$  and the error amplifier has an input common-mode voltage range that includes the reference voltage, thus eliminating the need for external divider resistors. A sync input to the oscillator enables multiple units to be slaved or a single unit to be synchronized to an external system clock. A wide range of deadtime can be programmed by a single resistor connected between the C<sub>T</sub> and Discharge pins. This device also features built-in soft-start circuitry, requiring only an external timing capacitor. A shutdown pin controls both the soft-start circuitry and the output stages, providing instantaneous turn off through the PWM latch with pulsed shutdown, as well as soft-start recycle with longer shutdown commands. The under voltage lockout inhibits the outputs and the changing of the soft-start capacitor when V<sub>CC</sub> is below nominal. The output stages are totem-pole design capable of sinking and sourcing in excess of 200 mA. The output stage of the SG3525 features NOR logic resulting in a low output for an off-state.



### **Features**


- 8.0 V to 35 V Operation
- 5.1 V ± 1.0% Trimmed Reference
- 100 Hz to 400 kHz Oscillator Range
- Separate Oscillator Sync Pin
- Adjustable Deadtime Control
- Input Undervoltage Lockout
- Latching PWM to Prevent Multiple Pulses
- Pulse-by-Pulse Shutdown
- Dual Source/Sink Outputs: ±400 mA Peak

#### ORDERING INFORMATION

DEVICE	Package Type	MARKING	Packing	Packing Qty
SG3525N	DIP16	SG3525	TUBE	1000/box
SG3525M/TR	SOP16	SG3525	REEL	2500/reel



## **PIN CONNECTIONS**



SOP-16/DIP-16




Figure 1. Representative Block Diagram



#### **MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
Supply Voltage	V <sub>CC</sub>	+40	Vdc
Collector Supply Voltage	V <sub>C</sub>	+40	Vdc
Logic Inputs		-0.3 to +5.5	V
Analog Inputs		–0.3 to V <sub>CC</sub>	V
Output Current, Source or Sink	Io	±500	mA
Reference Output Current	I <sub>ref</sub>	50	mA
Oscillator Charging Current		5.0	mA
Power Dissipation $T_A = +25^{\circ}C \text{ (Note 1)}$ $T_C = +25^{\circ}C \text{ (Note 2)}$	P <sub>D</sub>	1000 2000	mW
Thermal Resistance, Junction-to-Air	$R_{ hetaJA}$	100	°C/W
Thermal Resistance, Junction-to-Case	$R_{ hetaJC}$	60	°C/W
Operating Junction Temperature	TJ	+150	°C
Storage Temperature Range	T <sub>stg</sub>	-55 to +125	°C
Lead Temperature (Soldering, 10 seconds)	T <sub>Solder</sub>	+300	°C

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.

- 1. Derate at 10 mW/°C for ambient temperatures above +50°C.
- 2. Derate at 16 mW/°C for case temperatures above +25°C.

#### RECOMMENDED OPERATING CONDITIONS

Characteristics	Symbol	Min	Max	Unit
Supply Voltage	V <sub>CC</sub>	8.0	35	Vdc
Collector Supply Voltage	V <sub>C</sub>	4.5	35	Vdc
Output Sink/Source Current (Steady State) (Peak)	I <sub>O</sub>	0 0	±100 ±400	mA
Reference Load Current	I <sub>ref</sub>	0	20	mA
Oscillator Frequency Range	f <sub>osc</sub>	0.1	400	kHz
Oscillator Timing Resistor	R <sub>T</sub>	2.0	150	kΩ
Oscillator Timing Capacitor	C <sub>T</sub>	0.001	0.2	μF
Deadtime Resistor Range	$R_D$	0	500	Ω
Operating Ambient Temperature Range	T <sub>A</sub>	0	+70	°C

## **APPLICATION INFORMATION**

#### **Shutdown Options**

Since both the compensation and soft–start terminals (Pins 9 and 8) have current source pull–ups, either can readily accept a pull–down signal which only has to sink a maximum of 100  $\mu$ A to turn off the outputs. This is subject to the added requirement of discharging whatever external capacitance may be attached to these pins.

An alternate approach is the use of the shutdown circuitry of Pin 10 which has been improved to enhance the available shutdown options. Activating this circuit by applying a positive signal on Pin 10 performs two functions: the PWM

latch is immediately set providing the fastest turn–off signal to the outputs; and a 150  $\mu A$  current sink begins to discharge the external soft–start capacitor. If the shutdown command is short, the PWM signal is terminated without significant discharge of the soft–start capacitor, thus, allowing, for example, a convenient implementation of pulse–by–pulse current limiting. Holding Pin 10 high for a longer duration, however, will ultimately discharge this external capacitor, recycling slow turn–on upon release.

Pin 10 should not be left floating as noise pickup could conceivably interrupt normal operation.



# ELECTRICAL CHARACTERISTICS (V<sub>CC</sub> = +20 Vdc, T<sub>A</sub> = T<sub>low</sub> to T<sub>high</sub> [Note 3], unless otherwise noted.)

Characteristics	Symbol	Min	Тур	Max	Unit
REFERENCE SECTION		•	•		•
Reference Output Voltage (T <sub>J</sub> = +25°C)	V <sub>ref</sub>	5.00	5.10	5.20	Vdc
Line Regulation (+8.0 V $\leq$ V <sub>CC</sub> $\leq$ +35 V)	Reg <sub>line</sub>	-	10	20	mV
Load Regulation (0 mA ≤ I <sub>L</sub> ≤ 20 mA)	Reg <sub>load</sub>	-	20	50	mV
Temperature Stability	$\Delta V_{ref}/\Delta T$	-	20	_	mV
Total Output Variation Includes Line and Load Regulation over Temperature	$\Delta V_{ref}$	4.95	_	5.25	Vdc
Short Circuit Current (V <sub>ref</sub> = 0 V, T <sub>J</sub> = +25°C)	I <sub>SC</sub>	-	80	100	mA
Output Noise Voltage (10 Hz $\leq$ f $\leq$ 10 kHz, T <sub>J</sub> = +25°C)	V <sub>n</sub>	-	40	200	$\mu V_{rms}$
Long Term Stability (T <sub>J</sub> = +125°C) (Note 4)	S	-	20	50	mV/khr
OSCILLATOR SECTION (Note 5, unless otherwise noted.)					
Initial Accuracy (T <sub>J</sub> = +25°C)		-	±2.0	±6.0	%
Frequency Stability with Voltage $(+8.0 \text{ V} \le V_{CC} \le +35 \text{ V})$	$\frac{\Delta f_{OSC}}{D_{VCC}}$	-	±1.0	±2.0	%
Frequency Stability with Temperature	$\frac{\Delta f_{OSC}}{DT}$	-	±0.3	-	%
Minimum Frequency ( $R_T = 150 \text{ k}\Omega$ , $C_T = 0.2 \mu\text{F}$ )	f <sub>min</sub>	_	50	_	Hz
Maximum Frequency ( $R_T = 2.0 \text{ k}\Omega$ , $C_T = 1.0 \text{ nF}$ )	f <sub>max</sub>	400	_	_	kHz
Current Mirror (I <sub>RT</sub> = 2.0 mA)		1.7	2.0	2.2	mA
Clock Amplitude		3.0	3.5	_	V
Clock Width $(T_J = +25^{\circ}C)$		0.3	0.5	1.0	μs
Sync Threshold		1.2	2.0	2.8	V
Sync Input Current (Sync Voltage = +3.5 V)		-	1.0	2.5	mA
ERROR AMPLIFIER SECTION (V <sub>CM</sub> = +5.1 V)	•			•	
Input Offset Voltage	V <sub>IO</sub>	-	2.0	10	mV
Input Bias Current	I <sub>IB</sub>	-	1.0	10	μΑ
Input Offset Current	I <sub>IO</sub>	-	_	1.0	μΑ
DC Open Loop Gain ( $R_L \ge 10 \text{ M}\Omega$ )	A <sub>VOL</sub>	60	75	_	dB
Low Level Output Voltage	V <sub>OL</sub>	-	0.2	0.5	V
High Level Output Voltage	V <sub>OH</sub>	3.8	5.6	_	V
Common Mode Rejection Ratio (+1.5 V ≤ V <sub>CM</sub> ≤ +5.2 V)	CMRR	60	75	-	dB
Power Supply Rejection Ratio (+8.0 V ≤ V <sub>CC</sub> ≤ +35 V)	PSRR	50	60	-	dB
PWM COMPARATOR SECTION					
Minimum Duty Cycle	DC <sub>min</sub>	-	_	0	%
Maximum Duty Cycle	DC <sub>max</sub>	45	49	_	%
Input Threshold, Zero Duty Cycle (Note 5)	$V_{th}$	0.6	0.9	-	V
Input Threshold, Maximum Duty Cycle (Note 5)	$V_{th}$	-	3.3	3.6	V
Input Bias Current	I <sub>IB</sub>	-	0.05	1.0	μΑ

<sup>3.</sup> T<sub>low</sub> = 0° T<sub>high</sub> = +70°C
4. Since long term stability cannot be measured on each device before shipment, this specification is an engineering estimate of average stability from lot to lot. 5. Tested at  $f_{osc}$  = 40 kHz (R<sub>T</sub> = 3.6 k $\Omega$ , C<sub>T</sub> = 0.01  $\mu$ F, R<sub>D</sub> = 0  $\Omega$ ).



# **ELECTRICAL CHARACTERISTICS (continued)**

Characteristics	Symbol	Min	Тур	Max	Unit
SOFT-START SECTION	·				
Soft-Start Current (V <sub>shutdown</sub> = 0 V)		25	50	80	μΑ
Soft–Start Voltage (V <sub>shutdown</sub> = 2.0 V)		-	0.4	0.6	V
Shutdown Input Current (V <sub>shutdown</sub> = 2.5 V)		_	0.4	1.0	mA
<b>OUTPUT DRIVERS</b> (Each Output, V <sub>CC</sub> = +20 V)					
Output Low Level $(I_{sink} = 20 \text{ mA})$ $(I_{sink} = 100 \text{ mA})$	V <sub>OL</sub>	- -	0.2 1.0	0.4 2.0	V
Output High Level (I <sub>source</sub> = 20 mA) (I <sub>source</sub> = 100 mA)	Voн	18 17	19 18	- -	V
Under Voltage Lockout (V8 and V9 = High)	V <sub>UL</sub>	6.0	7.0	8.0	V
Collector Leakage, V <sub>C</sub> = +35 V (Note 6)	I <sub>C(leak)</sub>	-	-	200	μΑ
Rise Time ( $C_L = 1.0 \text{ nF}, T_J = 25^{\circ}\text{C}$ )	t <sub>r</sub>	-	100	600	ns
Fall Time ( $C_L = 1.0 \text{ nF}, T_J = 25^{\circ}\text{C}$ )	t <sub>f</sub>	-	50	300	ns
Shutdown Delay ( $V_{DS} = +3.0 \text{ V}, C_S = 0, T_J = +25^{\circ}\text{C}$ )	t <sub>ds</sub>	-	0.2	0.5	μs
Supply Current (V <sub>CC</sub> = +35 V)	I <sub>CC</sub>	-	14	20	mA

<sup>6.</sup> Applies to SG3525 only, due to polarity of output pulses.




Figure 2. Lab Test Fixture






Figure 3. Oscillator Charge Time versus R<sub>T</sub>




Figure 4. Oscillator Discharge Time versus R<sub>D</sub>




Figure 5. Error Amplifier Open Loop Frequency Response




Figure 6. Output Saturation Characteristics




Figure 7. Oscillator Schematic




Figure 8. Error Amplifier Schematic








Figure 9. Output Circuit (1/2 Circuit Shown)




For single–ended supplies, the driver outputs are grounded. The  $V_{C}$  terminal is switched to ground by the totem–pole source transistors on alternate oscillator cycles.

Figure 10. Single-Ended Supply




The low source impedance of the output drivers provides rapid charging of power FET input capacitance while minimizing external components.

Figure 12. Driving Power FETS



In conventional push–pull bipolar designs, forward base drive is controlled by R1–R3. Rapid turn–off times for the power devices are achieved with speed–up capacitors C1 and C2.

Figure 11. Push-Pull Configuration



Low power transformers can be driven directly by the SG3525. Automatic reset occurs during deadtime, when both ends of the primary winding are switched to ground.

Figure 13. Driving Transformers in a Half-Bridge Configuration



# Important statement:

Huaguan Semiconductor Co,Ltd. reserves the right to change the products and services provided without notice. Customers should obtain the latest relevant information before ordering, and verify the timeliness and accuracy of this information.

Customers are responsible for complying with safety standards and taking safety measures when using our products for system design and machine manufacturing to avoid potential risks that may result in personal injury or property damage.

Our products are not licensed for applications in life support, military, aerospace, etc., so we do not bear the consequences of the application of these products in these fields.

Our documentation is only permitted to be copied without any tampering with the content, so we do not accept any responsibility or liability for the altered documents.