



6A 600V N-CHANNEL MOSFET**GENERAL DESCRIPTION**

These N-Channel enhancement mode power field effect transistors are produced using Hi-semicon's proprietary, planar stripe, DMOS technology.

This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency switched mode power supplies, active power factor correction, electronic lamp ballasts based on half bridge topology

FEATURES

- ◆ 6A,600V, $R_{DS(on)(typ)} = 1.35\Omega$ @ $V_{GS} = 10V$
- ◆ Low gate charge
- ◆ Low Crss
- ◆ Fast switching
- ◆ Improved dv/dt capability

**NOMENCLATURE****ORDERING INFORMATION**

Part No.	Package	Marking	Material	Packing
SFF6N60	TO-220F-3L	SFF6N60	Pb free	Tube
SFF6N60G	TO-220F-3L	SFF6N60	Halogen free	Tube
SFD6N60	TO-252-2L	SFD6N60	Pb free	Tube
SFD6N60TR	TO-252-2L	SFD6N60	Pb free	Tape & Reel
SFU6N60	TO-251-3L	SFU6N60	Pb free	Tube

ABSOLUTE MAXIMUM RATINGS (TC=25°C unless otherwise noted)

Characteristics	Symbol	Ratings		Unit
		SFF6N60/G	SFU/D6N60	
Drain-Source Voltage	V _{DS}	600		V
Gate-Source Voltage	V _{GS}	±30		V
Drain Current	I _D	6		A
		3.8		
Drain Current Pulsed	I _{DM}	24		A
Power Dissipation(T _C =25°C) -Derate above 25°C	P _D	42	125	W
		0.34	1.00	W/°C
Single Pulsed Avalanche Energy (Note 1)	E _{AS}	343		mJ
Operation Junction Temperature Range	T _J	-55~+150		°C
Storage Temperature Range	T _{stg}	-55~+150		°C

THERMAL CHARACTERISTICS

Characteristics	Symbol	Ratings			Unit
		SFF6N60/G	SFD6N60	SFU6N60	
Thermal Resistance, Junction-to-Case	R _{θJC}	2.98	1.00	0.95	°C/W
Thermal Resistance, Junction-to-Ambient	R _{θJA}	120	110	110	°C/W

ELECTRICAL CHARACTERISTICS (Tc=25°C unless otherwise noted)

Characteristics	Symbol	Test conditions	Min.	Typ.	Max.	Unit
Drain -Source Breakdown Voltage	B _{VDSS}	V _{GS} =0V, I _D =250μA	600	--	--	V
Drain-Source Leakage Current	I _{DSS}	V _{DS} =600V, V _{GS} =0V	--	--	1.0	μA
Gate-Source Leakage Current	I _{GSS}	V _{GS} =±30V, V _{DS} =0V	--	--	±100	nA
Gate Threshold Voltage	V _{GS(th)}	V _{GS} = V _{DS} , I _D =250μA	2.0	--	4.0	V
Static Drain- Source On State Resistance	R _{DS(on)}	V _{GS} =10V, I _D =3A	--	1.35	1.5	Ω
Input Capacitance	C _{iss}	V _{DS} =25V, V _{GS} =0V, f=1.0MHZ	--	690.7	--	pF
Output Capacitance	C _{oss}		--	83.6	--	
Reverse Transfer Capacitance	C _{rss}		--	2.7	--	
Turn-on Delay Time	t _{d(on)}	V _{DD} =300V, I _D =6A, R _G =25Ω	--	18.53	--	ns
Turn-on Rise Time	t _r		--	42.67	--	
Turn-off Delay Time	t _{d(off)}		--	33.20	--	
Turn-off Fall Time	t _f		--	28.13	--	
Total Gate Charge	Q _g	V _{DS} =480V, I _D =6A, V _{GS} =10V	--	13.32	--	nC
Gate-Source Charge	Q _{gs}		--	4.13	--	
Gate-Drain Charge	Q _{gd}		--	4.19	--	

SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

Characteristics	Symbol	Test conditions	Min.	Typ.	Max.	Unit
Continuous Source Current	I _S	Integral Reverse P-N Junction Diode in the MOSFET	--	--	6	A
Pulsed Source Current	I _{SM}		--	--	24	
Diode Forward Voltage	V _{SD}	I _S =6A, V _{GS} =0V	--	--	1.4	V
Reverse Recovery Time	T _{rr}	I _S =6A, V _{GS} =0V, dI _F /dt=100A/μs(Note 2)	--	488	--	ns
Reverse Recovery Charge	Q _{rr}		--	3	--	μC

Notes:

1. L=30mH, I_{AS}=4.40A, V_{DD}=105V, R_G=25Ω, starting T_J=25°C;
2. Pulse Test: Pulse width ≤300μs, Duty cycle≤2%;
3. Essentially independent of operating temperature.

TYPICAL CHARACTERISTICS

Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance Variation vs. Drain Current and Gate Voltage




Figure 4. Body Diode Forward Voltage Variation vs. Source Current and Temperature




Figure 5. Capacitance Characteristics





Figure 6. Gate Charge Characteristics



TYPICAL CHARACTERISTICS(continued)

Figure 7. Breakdown Voltage Variation vs. Temperature




Figure 8. On-resistance Variation vs. Temperature




Figure 9-1. Max. Safe Operating Area (SFF6N60)




Figure 9-2. Max. Safe Operating Area (SFU/D6N60)






Figure 10. Maximum Drain Current vs. Case Temperature




TYPICAL TEST CIRCUIT


Gate Charge Test Circuit & Waveform




Resistive Switching Test Circuit & Waveform



Unclamped Inductive Switching Test Circuit & Waveform



PACKAGE OUTLINE(continued)



PACKAGE OUTLINE(continued)

