



04/01/11

Designed, manufactured and supported within the USA, the SFDK features:

- ✓ 10 mm or less in height
- ✓ Wide input voltage range
- ✓ Constant LED current
- ✓ External or on-board dimming
- ✓ High dimming ratio
- ✓ Soft start
- ✓ One year warranty

Input Connector


Output Connectors *

JST
10FLH-RSM1-TB

J1-1 Vin(+)	J2-1 Cathode 1	J3-1 Cathode 4
J1-2 Vin(+)	J2-2 Cathode 1	J3-2 Cathode 4
J1-3 Vin(+)	J2-3 Cathode 2	J3-3 Cathode 5
J1-4 GND	J2-4 Anode A	J3-4 Anode B
J1-5 GND	J2-5 Anode A	J3-5 Anode B
J1-6 GND	J2-6 Anode A	J3-6 Anode B
J1-7 Enable	J2-7 Anode A	J3-7 Anode B
J1-8 Control	J2-8 Cathode 2	J3-8 Cathode 5
	J2-9 Cathode 3	J3-9 Cathode 6
	J2-10 Cathode 3	J3-10 Cathode 6

RoHS
Compliant

Package Configuration



PCB components are shown for reference only. Actual product may differ from that shown.

Mass: 37 grams



**Absolute Maximum Ratings**

Rating	Symbol	Value	Units
Input Voltage Range	V_{in}	-0.3 to +20.0	Vdc
Storage Temperature	T_{stg}	-40 to +85	°C
Enable Input Voltage	V_{Enable}	0 to V_{in}	Vdc
Control Input Voltage	V_{PWM}	0 to +5.0	Vdc

Operating Characteristics

Unless otherwise noted $V_{in} = 12.00$ Volts dc and $T_a = 25^{\circ}\text{C}$.

Characteristic	Symbol	Min	Typ	Max	Units
Input Voltage	V_{in}	+10.8	+12.0	+18.0	Vdc
Component Surface Temperature (Note 1)	T_s	-40	-	+80	°C
Peak Inrush Current (Note 2)	I_{peak}	-	1.5	-	Adc
Input Current	I_{in}	1.07	1.26	1.45	Adc
LED String Voltage	V_{LED}	26.0	-	37.4	Vdc
Efficiency (Note 3)	η	-	86	-	%
Output Current (per string)	I_{out}	57	60	63	mAdc
Enable Pin (Note 4)					
Turn-on Threshold	V_{thon}	-	-	2.0	Vdc
Turn-off Threshold	V_{thoff}	0.8	-	-	Vdc
Enable Input Impedance (Note 5)	R_{Enable}	-	10	-	kOhms
Control Pin (Notes 6,7)					
Full-on Threshold	V_{thon}	-	1.0	-	Vdc
Full-off Threshold	V_{thoff}	-	4.5	-	Vdc
Control Input Bias Current	I_{Cbias}	-	-	10	uA
Frequency	F_{PWM}	-	245	-	Hz

Specifications subject to change without notice.

- Note 1 Surface temperature must not exceed 80°C .
Note 2 Peak inrush occurs over a 1 to 3 ms time period during initial startup.
Note 3 Efficiency is calculated using a 36.3V LED string.
Note 4 Enable pin is internally pulled up above the turn-on threshold
Note 5 Enable pin input impedance is 10k Ω to 12V.
Note 6 Control pin is internally pulled up above the turn-on threshold.
Note 7 Control pin input impedance is 485k Ω .



Application Information

The ERG SFD2KB4060F has been designed to be configured in multiple ways:

NO DIMMING

- OPERATION: The SFD2K can be configured to operate without dimming by floating the Control (J1-8) pin and Enable (J1-7) pin.
- Pins 1, 2 and 3 of connector J1 must be connected to +Vin, between 10.8 and 18 Vdc. Pins 4, 5 and 6 of connector J1 must be connected to GND.


ONBOARD PWM DIMMING

- OPERATION: Onboard PWM configuration as shown in Figure 1 allows the user to control display brightness by controlling the onboard PWM generator. The user is responsible to provide an analog control signal.
- DIMMING: Dimming is accomplished by applying an analog voltage to the Control Pin (J1-8). Display brightness is modulated by controlling the Control Pin voltage as shown in Graph 1.
- ENABLE/DISABLE: The driver may be enabled or disabled (turned on and off) by applying a DC voltage to the Enable Pin(J1-7). Enable Pin on and off levels are specified in the Operating Characteristics section of the data sheet. Enable Pin is internally pulled up above the turn-on threshold.
- Pins 1, 2 and 3 of connector J1 must be connected to +Vin, between 10.8 and 18 Vdc. Pins 4, 5 and 6 of connector J1 must be connected to GND.

EXTERNAL PWM DIMMING

- OPERATION: External PWM configuration as shown in Figure 2 allows the user to control display brightness with an externally generated PWM signal. The user is responsible to provide the PWM signal.
- DIMMING: Dimming is accomplished by applying a PWM signal to the Enable Pin (J1-7). Enable on and off levels are specified in the Operating Characteristics section of the data sheet. Display brightness is modulated by controlling the PWM duty cycle as shown in Graph 2.
- Pins 1 through 3 of connector J1 must be connected to +Vin, between 10.8 and 18 Vdc. Pins 4 through 6 of connector J1 must be connected to GND.

ONBOARD PWM DIMMING



Graph 1





Figure 1



EXTERNAL PWM DIMMING



(1) Nonlinear relationship from 0 to 2% duty cycle.

Graph 2




Figure 2



Endicott Research Group, Inc. (ERG) reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by ERG is believed to be accurate and reliable. However, no responsibility is assumed by ERG for its use.