




SCAN90004 **4-Channel LVDS Buffer/Repeater** with Pre-Emphasis and IEEE 1149.6 **General Description**


The SCAN90004 is a four channel 1.5 Gbps LVDS buffer/ repeater. High speed data paths and flow-through pinout minimize internal device jitter and simplify board layout, while configurable pre-emphasis overcomes ISI iitter effects from lossy backplanes and cables. The differential inputs interface to LVDS, and Bus LVDS signals such as those on National's 10-, 16-, and 18- bit Bus LVDS SerDes, as well as CML and LVPECL. The differential inputs and outputs are internally terminated with a 100Ω resistor to improve performance and minimize board space. The repeater function is especially useful for boosting signals for longer distance transmission over lossy cables and backplanes.

Integrated IEEE 1149.1 (JTAG) and 1149.6 circuitry supports testability of both single-ended LVTTL/CMOS and highspeed differential LVDS interconnects. The 3.3V supply, CMOS process, and LVDS I/O ensure stable high performance at low power over the entire industrial -40 to +85°C temperature range.

Features

- 1.5 Gbps data rate per channel
- Configurable pre-emphasis drives lossy backplanes and cables
- Low output skew and jitter
- Hot plug protection
- LVDS/CML/LVPECL compatible input, LVDS output
- On-chip 100Ω input and output termination
- 15 kV ESD protection on LVDS inputs and outputs
- IEEE 1149.1 and 1149.6 compliant
- Fault Insertion
- Single 3.3V supply
- Very low power consumption
- Industrial -40 to +85°C temperature range
- Small TQFP Package Footprint
- **Evaluation Kit Available**
- See DS90LV004 for non-JTAG version





SCAN90004 4-Channel LVDS Buffer/Repeater with Pre-Emphasis and m 1149.6

SCAN90004

Pin Descriptions

			www.DataSheet4U.com		
Pin Name	TQFP Pin Number	I/O, Type	Description		
DIFFERE	NTIAL INPUTS		· · · · · · · · · · · · · · · · · · ·		
IN0+	13	I, LVDS	Channel 0 inverting and non-inverting differential inputs.		
IN0-	14				
IN1+	15	I, LVDS	Channel 1 inverting and non-inverting differential inputs.		
IN1–	16				
IN2+	19	I, LVDS	Channel 2 inverting and non-inverting differential inputs.		
IN2-	20				
IN3+	21	I, LVDS	Channel 3 inverting and non-inverting differential inputs.		
IN3–	22				
DIFFERE	NTIAL OUTPUTS				
OUT0+	48	O, LVDS	Channel 0 inverting and non-inverting differential outputs. (Note 1)		
OUT0-	47				
OUT1+	46	O, LVDS	Channel 1 inverting and non-inverting differential outputs. (Note 1)		
OUT1-	45				
OUT2+	42	O, LVDS	Channel 2 inverting and non-inverting differential outputs. (Note 1)		
OUT2-	41				
OUT3+	40	O, LVDS	Channel 3 inverting and non-inverting differential outputs. (Note 1)		
OUT3-	39				
	CONTROL INTERF	ACE			
PWDN	12	I, LVTTL	A logic low at PWDN activates the hardware power down mode.		
PEM0	1	I, LVTTL	Pre-emphasis Control Inputs (affects all Channels)		
PEM1	2				
TDI	34	I, LVTTL	Test Data Input to support IEEE 1149.1 features		
TDO	35	O, LVTTL	Test Data Output to support IEEE 1149.1 features		
TMS	27	I, LVTTL	Test Mode Select to support IEEE 1149.1 features		
ТСК	26	I, LVTTL	Test Clock to support IEEE 1149.1 features		
TRST	25	I, LVTTL	Test Reset to support IEEE 1149.1 features		
POWER	·]		·		
V _{DD}	3, 4, 5, 7, 10, 11, 28, 29, 32, 33	I, Power	V _{DD} = 3.3V, ±5%		
GND	8, 9, 17, 18, 23, 24, 37, 38, 43, 44	I, Power	Ground		

Note 1: The LVDS outputs do not support a multidrop (BLVDS) environment. The LVDS output characteristics of the SCAN90004 device have been optimized for point-to-point backplane and cable applications.

Absolute Maximum Ratings (Note 2)

Supply Voltage (V _{DD})	-0.3V to +4.0V
CMOS Input Voltage	-0.3V to (V _{DD} +0.3V)
LVDS Receiver Input Voltage	-0.3V to (V _{DD} +0.3V)
LVDS Driver Output Voltage	-0.3V to (V _{DD} +0.3V)
LVDS Output Short Circuit	
Current	+40 mA
Junction Temperature	+150°C
Storage Temperature	–65°C to +150°C
Lead Temperature (Solder, 4sec)	260°C
Max Pkg Power Capacity @ 25°C	1.64W
Thermal Resistance (θ_{JA})	76°C/W
Package Derating above +25°C	13.2mW/°C
ESD Last Passing Voltage	
HBM, 1.5kΩ, 100pF	15kV

EIAJ,	0Ω,	200pF
-------	-----	-------

Recommended Operating Conditions

Supply Voltage (V _{CC})	3.15V to 3.45V
Input Voltage (V _I) (Note 3)	0V to $V_{\rm CC}$
Output Voltage (V _O)	0V to $V_{\rm CC}$
Operating Temperature (T _A)	
Industrial	-40°C to +85°C

Note 2: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. National does not recommend operation of products outside of recommended operation conditions. **Note 3:** V_{ID} max < 2.4V

Electrical Characteristics

Over recommended operating supply and temperature ranges unless other specified.

Symbol	Parameter	Conditions	Min	Typ (Note 4)	Max	Units
LVTTL DO	SPECIFICATIONS (PWDN, PE	M0, PEM1, TDI, TDO, TCK, TMS, TRST)		l l		
V _{IH}	High Level Input Voltage		2.0		V_{DD}	V
V _{IL}	Low Level Input Voltage		GND		0.8	V
I _{IH}	High Level Input Current	$V_{IN} = V_{DD} = V_{DDMAX}$	-10		+10	μA
I	Low Level Input Current	$V_{IN} = V_{SS}, V_{DD} = V_{DDMAX}$	-10		+10	μA
I _{ILR}	Low Level Input Current	TDI, TMS, TRST	-40		-200	μA
C _{IN1}	Input Capacitance	Any Digital Input Pin to V _{SS}		3.5		pF
C _{OUT1}	Output Capacitance	Any Digital Output Pin to V _{SS}		5.5		pF
V _{CL}	Input Clamp Voltage	I _{CL} = -18 mA	-1.5	-0.8		V
V _{OH}	High Level Output Voltage	I _{OH} = -12 mA, V _{DD} = 3.15 V	2.4			V
	(TDO)	I _{OH} = -100 μA, V _{DD} = 3.15 V	V _{DD} -0.2			V
V _{OL}	Low Level Output Voltage	I _{OL} = 12 mA, V _{DD} = 3.15 V			0.5	V
	(TDO)	I _{OL} = 100 μA, V _{DD} = 3.15 V			0.2	V
l _{os}	Output Short Circuit Current	TDO	-15		-125	mA
l _{oz}	Output TRI-STATE Current	TDO	-10		+10	μA
LVDS INP	UT DC SPECIFICATIONS (INn±	:)	•			
V _{TH}	Differential Input High Threshold (Note 5)	$V_{CM} = 0.8V$ to 3.4V, $V_{DD} = 3.45V$		0	100	mV
V _{TL}	Differential Input Low Threshold (Note 5)	$V_{CM} = 0.8V$ to 3.4V, $V_{DD} = 3.45V$	-100	0		mV
V _{ID}	Differential Input Voltage	$V_{CM} = 0.8V$ to 3.4V, $V_{DD} = 3.45V$	100		2400	mV
V _{CMR}	Common Mode Voltage Range	V _{ID} = 150 mV, V _{DD} = 3.45V	0.05		3.40	V
C _{IN2}	Input Capacitance	IN+ or IN– to V _{SS}		3.5		pF
I _{IN}	Input Current	$V_{IN} = 3.45V, V_{DD} = V_{DDMAX}$	-10		+10	μA
		$V_{IN} = 0V, V_{DD} = V_{DDMAX}$	-10		+10	μA

SCAN90004

Symbol	Parameter	Conditions	Min	Тур	Мах	Units
				(Note 4)	Max	Onits
	TPUT DC SPECIFICATIONS (O			, ,		
V _{OD}	Differential Output Voltage, 0% Pre-emphasis (Note 5)	$R_L = 100\Omega$ between OUT+ and OUT-	250	500	600	mV
ΔV_{OD}	Change in V _{OD} between Complementary States		-35		35	mV
V _{os}	Offset Voltage (Note 6)		1.05	1.18	1.475	V
ΔV_{OS}	Change in V _{OS} between Complementary States		-35		35	mV
l _{os}	Output Short Circuit Current	OUT+ or OUT- Short to GND		-60	-90	mA
C _{OUT2}	Output Capacitance	OUT+ or OUT- to GND when TRI-STATE		5.5		pF
SUPPLY	CURRENT (Static)					
I _{cc}	Supply Current	All inputs and outputs enabled and active, terminated with differential load of 100Ω between OUT+ and OUT		117	140	mA
I _{CCZ}	Supply Current - Power Down Mode	PWDN = L		2.7	6	mA
SWITCHI	NG CHARACTERISTICS-LVD	S OUTPUTS				
t _{LHT}	Differential Low to High Transition Time	Use an alternating 1 and 0 pattern at 200 Mb/s, measure between 20% and 80% of $\rm V_{OD}.$		210	300	ps
t _{HLT}	Differential High to Low Transition Time			210	300	ps
t _{PLHD}	Differential Low to High Propagation Delay	Use an alternating 1 and 0 pattern at 200 Mb/s, measure at 50% $\rm V_{OD}$ between input to output.		2.0	3.2	ns
t _{PHLD}	Differential High to Low Propagation Delay			2.0	3.2	ns
t _{SKD1}	Pulse Skew	It _{PLHD} -t _{PHLD}		25	80	ps
t _{skcc}	Output Channel to Channel Skew	Difference in propagation delay (t _{PLHD} or t _{PHLD}) among all output channels.		50	125	ps
t _{JIT}	Jitter (0% Pre-emphasis)	RJ - Alternating 1 and 0 at 750 MHz (Note 8)		1.1	1.5	psrm
	(Note 7)	DJ - K28.5 Pattern, 1.5 Gbps (Note 9)		43	62	psp-p
		TJ - PRBS 2 ²³ -1 Pattern, 1.5 Gbps (Note 10)		35	85	psp-p
t _{on}	LVDS Output Enable Time	Time from PWDN to OUT± change from TRI-STATE to active.			300	ns
	LVDS Output Disable Time	Time from PWDN to OUT± change from active		1 1		i

Electrical Characteristics (Continued)

Over recommended operating supply and temperature ranges unless other specified.

Symbol	Parameter	Conditions	Min	Typ (Note 4)	Мах	Units			
SWITCHIN	SWITCHING CHARACTERISTICS—SCAN FEATURES								
f _{MAX}	Maximum TCK Clock Frequency	R _L = 500Ω, C _L = 35 pF	25.0			MHz			
t _s	TDI to TCK, H or L		3.0			ns			
t _H	TDI to TCK, H or L		0.5			ns			
t _s	TMS to TCK, H or L		2.5			ns			
t _H	TMS to TCK, H or L		0.5			ns			
t _w	TCK Pulse Width, H or L		10.0			ns			
tw	TRST Pulse Width, L		2.5			ns			
t _{REC}	Recovery Time, TRST to TCK		1.0			ns			

Note 4: Typical parameters are measured at $V_{DD} = 3.3V$, $T_A = 25$ °C. They are for reference purposes, and are not production-tested.

Note 5: Differential output voltage V_{DD} is defined as ABS(OUT+-OUT-). Differential input voltage V_{ID} is defined as ABS(IN+-IN-).

Note 6: Output offset voltage V_{OS} is defined as the average of the LVDS single-ended output voltages at logic high and logic low states.

Note 7: Jitter is not production tested, but guaranteed through characterization on a sample basis.

Note 8: Random Jitter, or RJ, is measured RMS with a histogram including 1500 histogram window hits. The input voltage = V_{1D} = 500mV, 50% duty cycle at 750MHz, $t_r = t_f = 50$ ps (20% to 80%).

Note 9: Deterministic Jitter, or DJ, is measured to a histogram mean with a sample size of 350 hits. The input voltage = V_{ID} = 500mV, K28.5 pattern at 1.5 Gbps, $t_r = t_f = 50ps$ (20% to 80%). The K28.5 pattern is repeating bit streams of (0011111010 110000101).

Note 10: Total Jitter, or TJ, is measured peak to peak with a histogram including 3500 window hits. Stimulus and fixture jitter has been subtracted. The input voltage = V_{ID} = 500mV, 2²³-1 PRBS pattern at 1.5 Gbps, $t_r = t_f = 50$ ps (20% to 80%).

www.DataSheet4l

Feature Descriptions

OUTPUT CHARACTERISTICS

The output characteristics of the SCAN90004 have been optimized for point-to-point backplane and cable applications, and are not intended for multipoint or multidrop signaling.

POWERDOWN MODE

The PWDN input activates a hardware powerdown mode. When the powerdown mode is active (PWDN=L), all input and output buffers and internal bias circuitry are powered off and disabled. Outputs are tri-stated in powerdown mode. JTAG Circuitry is active per the IEEE standard, but does not switch unless TCK is toggling. When exiting powerdown mode, there is a delay associated with turning on bandgap references and input/output buffer circuits as indicated in the LVDS Output Switching Characteristics

PRE-EMPHASIS

Pre-emphasis dramatically reduces ISI jitter from long or lossy transmission media. Two pins are used to select the pre-emphasis level for all outputs: off, low, medium, or high.

PEM1	PEM0	Pre-Emphasis			
0	0	Off			
0	1	Low			
1	0	Medium			
1	1	High			

Pre-emphasis Control Selection Table

INPUT FAILSAFE BIASING

External pull up and pull down resistors may be used to provide enough of an offset to enable an input failsafe under open-circuit conditions. This configuration ties the positive LVDS input pin to V_{DD} thru a pull up resistor and the negative LVDS input pin is tied to GND by a pull down resistor. The pull up and pull down resistors should be in the 5k Ω to 15k Ω range to minimize loading and waveform distortion to the driver. The common-mode bias point ideally should be set to approximately 1.2V (less than 1.75V) to be compatible with the internal circuitry. Please refer to application note AN-1194 "Failsafe Biasing of LVDS Interfaces" for more information.

Design-for-Test (DfT) Features

IEEE 1149.1 (JTAG) SUPPORT

The SCAN90004 supports a fully compliant IEEE 1149.1 interface. The Test Access Port (TAP) provides access to boundary scan cells at each LVTTL I/O on the device for interconnect testing. Differential pins are included in the same boundary scan chain but instead contain IEEE1149.6 cells. IEEE1149.6 is the improved IEEE standard for testing high-speed differential signals.

Refer to the BSDL file located on National's website for the details of the SCAN90004 IEEE 1149.1 implementation.

IEEE 1149.6 SUPPORT

AC-coupled differential interconnections on very high speed (1+ Gbps) data paths are not testable using traditional IEEE 1149.1 techniques. The IEEE 1149.1 structures and methods are intended to test static (DC-coupled), single ended networks. IEEE1149.6 is specifically designed for testing high-speed differential, including AC coupled networks.


The SCAN90004 is intended for high-speed signalling up to 1.5 Gbps and includes IEEE1149.6 on all differential inputs and outputs.

FAULT INSERTION


Fault Insertion is a technique used to assist in the verification and debug of diagnostic software. During system testing faults are "injected" to simulate hardware failure and thus help verify the monitoring software can detect and diagnose these faults. In the SCAN90004 an IEEE1149.1 "stuck-at" instruction can create a stuck-at condition, either high or low, on any pin or combination of pins. A more detailed description of the stuck-at feature can be found in NSC Applications note AN-1313.

Typical Performance Characteristics

Power Supply Current vs. Bit Data Rate




20113041 Dynamic power supply current was measured while running a clock or PRBS 2^{23} -1 pattern with all 4 channels active. V_{CC} = 3.3V, T_A = +25°C, V_{ID} = 0.5V, $V_{CM} = 1.2V$




Total Jitter measured at 0V differential while running a PRBS 223-1 pattern with a single channel active. V_{CC} = 3.3V, V_{ID} = 0.5V, V_{CM} = 1.2V, 1.5 Gbps data rate, 0% Pre-emphasis


FIGURE 1. Typical Performance Characteristics of the SCAN90004

Total Jitter (T_.) vs. Bit Data Rate



Total Jitter measured at 0V differential while running a PRBS 223-1 pattern with a single channel active. V_{CC} = 3.3V, T_A = +25°C, V_{ID} = 0.5V, 0% Pre-emphasis





SCAN90004

www.DataSheet4l

20113042

