# SC56D Modem

# V.90/K56flex<sup>™</sup> CX06827 Single Chip ACF Modem with Optional CX20437 Voice Codec

**Data Sheet** 

**Conexant Proprietary Information** 



# **Revision Record**

Revision	Date	Comments		
С	10/26/2000	Revision C release. Supersedes 101098B. Added power values to Section 1.2.1 and to Table 3-12.		
В	9/6/2000	Revision B release. Supersedes 101098A.		
А	6/26/2000	Initial release.		

© 2000, Conexant Systems, Inc. All Rights Reserved.

Information in this document is provided in connection with Conexant Systems, Inc. ("Conexant") products. These materials are provided by Conexant as a service to its customers and may be used for informational purposes only. Conexant assumes no responsibility for errors or omissions in these materials. Conexant may make changes to specifications and product descriptions at any time, without notice. Conexant makes no commitment to update the information and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to its specifications and product descriptions.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Conexant's Terms and Conditions of Sale for such products, Conexant assumes no liability whatsoever.

THESE MATERIALS ARE PROVIDED "AS IS" WITHOUT WARRANTY OF ANY KIND, EITHER EXPRESS OR IMPLIED, RELATING TO SALE AND/OR USE OF CONEXANT PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, CONSEQUENTIAL OR INCIDENTAL DAMAGES, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. CONEXANT FURTHER DOES NOT WARRANT THE ACCURACY OR COMPLETENESS OF THE INFORMATION, TEXT, GRAPHICS OR OTHER ITEMS CONTAINED WITHIN THESE MATERIALS. CONEXANT SHALL NOT BE LIABLE FOR ANY SPECIAL, INDIRECT, INCIDENTAL, OR CONSEQUENTIAL DAMAGES, INCLUDING WITHOUT LIMITATION, LOST REVENUES OR LOST PROFITS, WHICH MAY RESULT FROM THE USE OF THESE MATERIALS.

Conexant products are not intended for use in medical, lifesaving or life sustaining applications. Conexant customers using or selling Conexant products for use in such applications do so at their own risk and agree to fully indemnify Conexant for any damages resulting from such improper use or sale.

The following are trademarks of Conexant Systems, Inc.: Conexant<sup>™</sup>, the Conexant C symbol, "What's Next in Communications Technologies"<sup>™</sup>, ConfigurACE<sup>™</sup>, and K56flex<sup>™</sup>. Product names or services listed in this publication are for identification purposes only, and may be trademarks of third parties. Third-party brands and names are the property of their respective owners.

For additional disclaimer information, please consult Conexant's Legal Information posted at www.conexant.com, which is incorporated by reference.

**Reader Response:** Conexant strives to produce quality documentation and welcomes your feedback. Please send comments and suggestions to tech.pubs@conexant.com. For technical questions, contact your local Conexant sales office or field applications engineer.

# Contents

1	INTR	INTRODUCTION			
	1.1	Overview	1-1		
	1.2	Features	1-4		
		1.2.1 General Modem Features	1-4		
		1.2.2 Applications	1-4		
	1.3	Technical Overview	1-5		
		1.3.1 General Description	1-5		
		1.3.2 MCU Firmware	1-5		
		1.3.3 Operating Modes	1-5		
		Data/Fax Modes	1-5		
		Synchronous Access Mode (SAM) - Video Conferencing	1-5		
		Worldwide Operation	1-6		
		TAM Mode			
		Voice/Speakerphone Mode (S Model)	1-6		
		1.3.4 Reference Design			
	1.4	Hardware Description			
		1.4.1 CX06827 Modem Controller and DSP			
		1.4.2 CX20437 Voice Codec			
	1.5	Commands	1-7		
2	TECH	INICAL SPECIFICATIONS	2-1		
	2.1	Serial DTE Interface Operation			
		2.1.1 Automatic Speed/Format Sensing			
	2.2	Parallel Host Bus Interface Operation			
	2.3	Establishing Data Modem Connections			
		Telephone Number Directory			
		Dialing			
		Modem Handshaking Protocol			
		Call Progress Tone Detection			
		Answer Tone Detection			
		Ring Detection			
		Billing Protection			
		Connection Speeds			
		Automode			
	2.4	Data Mode			
		Speed Buffering (Normal Mode)			
		Flow Control			
		Escape Sequence Detection			
		BREAK Detection			
		Telephone Line Monitoring	2-3		
		Send SPACE on Disconnect (V.22 bis and Below)			
		Fall Forward/Fallback (V.90/K56flex/V.34/V.32 bis/V.32)			
		Retrain			
		Programmable Inactivity Timer	2-3		
		DTE Signal Monitoring (Serial DTE Interface Only)			
	2.5	Error Correction and Data Compression			
		V.42 Error Correction			
		MNP 2-4 Error Correction			
		V.42 bis Data Compression			
		MNP 5 Data Compression			
	2.6	MNP 10 Data Throughput Enhancement			
	2.7	MNP 10EC™ Enhanced Cellular Connection			
	2.8	Fax Class 1, Fax Class 1.0, and Fax Class 2 Operation	2-5		

	2.9	Voice/Audio Mode	2-5
		2.9.1 Online Voice Command Mode	
		2.9.2 Voice Receive Mode	2-5
		2.9.3 Voice Transmit Mode	
		2.9.4 Full-Duplex Receive and Transmit Mode	2-5
		2.9.5 Audio Mode	2-5
		2.9.6 Tone Detectors	2-5
		2.9.7 Speakerphone Modes	2-5
	2.10	Full-Duplex Speakerphone (FDSP) Mode (S Model)	
	2.11	Caller ID	
	2.12	Worldwide Country Support	
	2.13	Diagnostics	
		2.13.1 Commanded Tests	
		2.13.2 Power On Reset Tests	
	2.14	Low Power Sleep Mode	2-7
3	HAR	DWARE INTERFACE	3-1
	3.1	CX06827 ACF Hardware Pins and Signals	3-1
		3.1.1 CX06827 ACF Interface Signals	3-1
	3.2	CX20437 VC Hardware Pins and Signals (S Model)	3-17
	3.3	Electrical and Environmental Specifications	3-23
		3.3.1 Operating Conditions, Absolute Maximum Ratings, and Power Requirements	3-23
		3.3.2 Interface and Timing Waveforms	3-24
		External Memory Bus Timing	3-24
		Parallel Host Bus Timing	3-26
		Serial DTE Interface	3-28
4	PACI	KAGE DIMENSIONS	4-1
5	PAR	ALLEL HOST INTERFACE	5-1
	5.1	Overview	5-1
	5.2	Register Signal Definitions	
		5.2.1 IER - Interrupt Enable Register (Addr = 1, DLAB = 0)	
		5.2.2 FCR - FIFO Control Register (Addr = 2, Write Only)	
		5.2.3 IIR - Interrupt Identifier Register (Addr = 2)	
		5.2.4 LCR - Line Control Register (Addr = 3)	5-6
		5.2.5 MCR - Modem Control Register (Addr = 4)	5-7
		5.2.6 LSR - Line Status Register (Addr = 5)	5-8
		5.2.7 MSR - Modem Status Register (Addr = 6)	5-9
		5.2.8 RBR - RX Buffer (Receiver Buffer Register) (Addr = 0, DLAB = 0)	5-9
		5.2.9 THR - TX Buffer (Transmitter Holding Register) (Addr = 0, DLAB = 0)	
		5.2.10 Divisor Registers (Addr = 0 and 1, DLAB = 1)	
		5.2.11 SCR - Scratch Register (Addr = 7)	
	5.3	Receiver FIFO Interrupt Operation	
		5.3.1 Receiver Data Available Interrupt	
		5.3.2 Receiver Character Timeout Interrupts	
	5.4	Transmitter FIFO Interrupt Operation	
		5.4.1 Transmitter Empty Interrupt	5-10

# Figures

Figure 1-1. CX06827 ACF Modem Simplified Interface Diagram	1-2
Figure 1-2. CX06827 ACF Modem Major Interfaces	1-3
Figure 3-1. CX06827 ACF Hardware Signals for Parallel Interface (PARIF = High)	3-2
Figure 3-2. CX06827 ACF 144-Pin TQFP Pin Signals for Parallel Interface (PARIF = High)	3-3
Figure 3-3. CX06827 ACF Hardware Signals for Serial Interface (PARIF = Low)	3-6
Figure 3-4. CX06827 ACF 144-Pin TQFP Pin Signals for Serial Interface (PARIF = Low)	3-7
Figure 3-5. CX20437 VC Hardware Interface Signals	3-18
Figure 3-6. CX20437 VC 32-Pin TQFP Pin Signals	3-18
Figure 3-7. Waveforms - External Memory Bus	3-25
Figure 3-8. Waveforms - Parallel Host Bus	3-27
Figure 3-9. Waveforms - Serial DTE Interface	3-28
Figure 4-1. Package Dimensions - 144-Pin TQFP	4-1
Figure 4-2. Package Dimensions - 32-pin TQFP	4-2

# Tables

Table 1-1. CX06827 ACF Modem Models and Functions	1-2
Table 2-1. +MS Command Automode Connectivity	
Table 3-1. CX06827 ACF 144-Pin TQFP Pin Signals for Parallel Interface (PARIF = High)	
Table 3-2. CX06827 ACF 144-Pin TQFP Pin Signals for Serial Interface (PARIF = Low)	
Table 3-3. CX06827 ACF Pin Signal Definitions	
Table 3-4. CX06827 ACF I/O Type Definitions	
Table 3-5. CX06827 ACF DC Electrical Characteristics	
Table 3-6. CX20437 VC 32-Pin TQFP Pin Signals	3-19
Table 3-7. CX20437 VC Pin Signal Definitions	3-20
Table 3-8. CX20437 VC DC Electrical Characteristics	3-22
Table 3-9. CX20437 VC Analog Electrical Characteristics	3-22
Table 3-10. Operating Conditions	3-23
Table 3-11. Absolute Maximum Ratings	3-23
Table 3-12. Current and Power Requirements	3-23
Table 3-13. Timing - External Memory Bus	3-24
Table 3-14. Timing - Parallel Host Bus	3-26
Table 5-1. Parallel Interface Registers	5-2
Table 5-2. Interrupt Sources and Reset Control	5-5
Table 5-3. Programmable Baud Rates	5-10

This page is intentionally blank.

# 1 INTRODUCTION

#### 1.1 Overview

The Conexant<sup>™</sup> SC56D Single Chip ACF Modem supports analog data up to 56 kbps, analog fax to 14.4 kbps, telephone answering machine (TAM)/telephony extensions, voice/speakerphone (optional), and parallel/serial host interface operation depending on model. Table 1-1 lists the available models. A simplified device interface drawing is shown in Figure 1-1. A functional interface drawing showing supporting memory is shown in Figure 1-2.

The modem operates with PSTN telephone lines worldwide.

The CX06827 ACF device integrates modem controller (MCU), modem data pump (MDP), bootloader ROM, and analog line interface codec functions into a single 144-pin TQFP.

The modem operates by executing firmware from external ROM/flash ROM and RAM. Customized modem firmware and added/modified country profiles can also be executed from external memory, either from ROM/flash ROM or from serial EEPROM/flash ROM and RAM.

In V.90/K56flex data mode (SC56 models), the modem can receive data at line speeds up to 56 kbps from a digitally connected V.90 or K56flex-compatible central site modem. In this mode, the modem can transmit data at line speeds up to V.34 rates.

In V.34 data mode (SC56 and SC33 models), the modem operates at line speeds up to 33.6 kbps. When applicable, error correction (V.42/MNP 2-4) and data compression (V.42 bis/MNP 5) maximize data transfer integrity and boost average data throughput. Non-error-correcting mode is also supported.

In V.32 bis data mode, the modem operates at lines speeds up to 14.4 kbps.

In V.22 bis fast connect mode, the modem can connect at 2400 bps with a very short training time, which is very efficient for small data transfers.

Fax Group 3 send and receive rates are supported up to 14.4 kbps with T.30 protocol.

Downloadable architecture supports downloading of updated/upgraded or customized MCU firmware and MDP code modules from the host/DTE to the ACF.

V.80 synchronous access mode supports host-controlled communication protocols, e. g., H.324 video conferencing.

In TAM mode, enhanced 2-bit or 4-bit per sample coding schemes at 8 kHz sample rate provide flexible format compatibility and allows efficient digital storage of voice/audio. Also supported are 8-bit linear and IMA 4-bit ADPCM coding. This mode supports applications such as digital telephone answering machine (TAM), voice annotation, and recording from and playback to the telephone line.

The S models, using the optional CX20437 Voice Codec (VC) in a 32-pin TQFP, support position independent, full-duplex speakerphone (FDSP) operation using microphone and speaker, as well as other voice/TAM applications using handset or headset.

This data sheet describes the modem capabilities. Commands and parameters are defined in the Commands Reference Manual (Doc. No. 100500).

Marketing	Model/Order/Part Numbers				Supported Functions			
Name	Device Set Order No.	Single Chip ACF Modem [144-Pin TQFP] Part No.	Voice Codec (VC) [32-Pin TQFP] Part No.	V.90 and K56flex Data	V.34 Data	V.32 bis Data, V.17 Fax, TAM	Voice/FDSP	
		•	EMBEDDE	ED APPLICATIONS	;			
C56D	DS56-L147-021	CX06827-11	_	Y	Y	Y	_	
C56D/S	DS56-L147-031	CX06827-11	20437-11	Y	Y	Y	Y	
C336D	DS28-L147-021	CX06827-13	_	_	Y	Y	_	
C336D/S	DS28-L147-031	CX06827-13	20437-11	—	Y	Y	Y	
C144D	DS96-L147-021	CX06827-14	_	_	_	Y	_	
C144D/S	DS96-L147-031	CX06827-14	20437-11	_	_	Y	Y	
	•	•	AFTERMAR	KET APPLICATION	NS			
C56D	DS56-L144-301	CX06827-11	_	Y	Y	Y	_	
C56D/S	DS56-L144-311	CX06827-11	20437-11	Y	Y	Y	Y	
some devices.	·	-				t appear in the part numb		
HOS" SEF	Single	CX06827 ∋ Chip Modem 4-Pin TQFP		:X20437 ice Code (VC)			Line Interface Discrete Components RING HANDSET (OF	

#### Table 1-1. CX06827 ACF Modem Models and Functions

Figure 1-1. CX06827 ACF Modem Simplified Interface Diagram




Figure 1-2. CX06827 ACF Modem Major Interfaces

# 1.2 Features

#### 1.2.1 General Modem Features

- Data modem
  - ITU-T V.90/K56flex (SC56 models)/V.34 (SC56 and SC33 models), V.32bis, V.32, V.22 bis, V.22, V.23, and V.21; Bell 212A and Bell 103
  - -V.42 LAPM and MNP 2-4 error correction
  - -V.42 bis and MNP 5 data compression
  - MNP 10EC<sup>™</sup> enhanced cellular performance
  - -V.250 and V.251 commands
- V.22 bis fast connect
- · Fax modem send and receive rates up to 14.4 kbps
  - V.17, V.29, V.27 ter, and V.21 channel 2
  - EIA/TIA 578 Class 1 and T.31 Class 1.0, and EIA/TIA 578 Class 2 commands
- V.80 synchronous access mode supports host-controlled communication protocols with H.324 interface support
- Interfaces to external ROM/flash ROM, RAM, and optional serial EEPROM
- Downloadable Architecture
  - Downloadable MCU firmware from the host/DTE to flash ROM
  - Downloadable MDP code modules from the MCU transparent to the host
- Data/Fax/Voice call discrimination
- Hardware-based modem controller and digital signal processor (DSP)
- Worldwide operation
  - Complies to TBR21 and other country requirements
  - Caller ID detection
  - Call progress, blacklisting
  - External ROM/flash ROM includes default values for 29 countries
- Caller ID and distinctive ring detect
- Telephony/TAM
  - -V.253 commands
  - -2-bit and 4-bit Conexant ADPCM, 8-bit linear PCM, and 4-bit IMA coding
  - 8 kHz sample rate
  - Concurrent DTMF, ring, and Caller ID detection
- Full-duplex speakerphone (FDSP) mode using optional CX20437 Voice Codec (S models)
- Microphone and speaker interface
- Telephone handset or headset interface
- Acoustic and line echo cancellation
- Microphone gain and muting
- Speaker volume control and muting
- Built-in host/DTE interface with speeds up to 230.4 kbps
- Parallel 16550A UART-compatible interface
- Serial ITU-T V.24 (EIA/TIA-232-E) logical interface
- Direct mode (serial DTE interface)
- Flow control and speed buffering
- Automatic format/speed sensing
- Serial async/sync data; parallel async data
- Thin packages support low profile designs (1.6 mm max. height)
  - CX06827 ACF: 144-pin TQFP
  - CX20437 VC: 32-pin TQFP
- +3.3V operation with +5V tolerant digital inputs
- Typical power use
  - SCFACF:274 mW (Normal Mode); 27.7 mW (Sleep Mode)VC:5 mW (Normal Mode)

#### 1.2.2 Applications

- Desktop Modems
- Serial box modems
- · Remote monitoring and data collection systems
- Standalone TAM/fax machines

# 1.3 Technical Overview

#### 1.3.1 General Description

Modem operation, including dialing, call progress, telephone line interface, telephone handset interface, optional voice/speakerphone interface, and host interface functions are supported and controlled through the V.250, V.251, and V.253-compatible command set.

The modem hardware connects to the host via a parallel or serial interface as selected by the PARIF input. The OEM adds a crystal circuit, ROM/flash ROM, RAM, telephone line interface, telephone handset/telephony extension interface, voice/speakerphone interface, optional external serial EEPROM, and other supporting discrete components as supported by the modem model (Table 1-1) and required by the application to complete the system.

Customized modem firmware and additional or modified country profiles can be supported by the use external flash ROM (optional serial EEPROM can also be used if external flash ROM capacity is exceeded). Customized code can include OEMdefined commands, i.e., identification codes (I3), identifier string (I4), manufacturer identification (+GMI), model identification (+GMR), and revision identification (+GMR), as well as code modification.

Parallel interface operation is selected by PARIF input high.

Serial interface operation is selected by PARIF input low.

#### 1.3.2 MCU Firmware

MCU firmware performs processing of general modem control, command sets, data modem, error correction and data compression (ECC), fax class 1, fax class 1.0, fax class 2, voice/audio/TAM/speakerphone, worldwide, V.80, and serial DTE/parallel host interface functions according to modem models.

MCU firmware can be customized to include OEM-defined commands, i.e., identification codes (I3), identifier string (I4), manufacturer identification (+GMI), model identification (+GMM), and revision identification (+GMR), as well as code modification.

The modem firmware is provided in object code form for the OEM to program into external ROM/flash ROM. The modem firmware may also be provided in source code form under a source code addendum license agreement.

#### 1.3.3 Operating Modes

#### Data/Fax Modes

In V.90/K56flex data modem mode (SC56 models), the modem can receive data from a digital source using a V.90- or K56flex-compatible central site modem at line speeds up to 56 kbps. Asymmetrical data transmission supports sending data at line speeds up to V.34 rates. This mode can fallback to full-duplex V.34 mode and to lower rates as dictated by line conditions.

In V.34 data modem mode (SC56 and SC33 models), the modem can operate in 2-wire, full-duplex, asynchronous modes at line rates up to 33.6 kbps. Data modem modes perform complete handshake and data rate negotiations. Using V.34 modulation to optimize modem configuration for line conditions, the modem can connect at the highest data rate that the channel can support from 33600 bps down to 2400 bps with automatic fallback. Automode operation in V.34 is provided in accordance with PN3320 and in V.32 bis in accordance with PN2330. All tone and pattern detection functions required by the applicable ITU or Bell standards are supported.

In V.32 bis data modem mode, the modem can operate at line speeds up to 14.4 kbps.

In V.22 bis fast connect data mode, the modem can connect at 2400 bps with a very short training time, which is very efficient for small data transfers.

In fax modem mode, the modem can operate in 2-wire, half-duplex, synchronous modes and can support Group 3 facsimile send and receive speeds of 14400, 12000, 9600, 7200, 4800, and 2400 bps. Fax data transmission and reception performed by the modem are controlled and monitored through the EIA/TIA-578 Fax Class 1, T.31 Fax Class 1.0, or Fax Class 2 command interface. Full HDLC formatting, zero insertion/deletion, and CRC generation/checking are provided.

#### Synchronous Access Mode (SAM) - Video Conferencing

V.80 Synchronous Access Mode between the modem and the host/DTE is provided for host-controlled communication protocols, e.g., H.324 video conferencing applications.

Voice-call-first (VCF) before switching to a videophone call is also supported.

#### Worldwide Operation

The modem operates in TBR21-compliant and other countries. Country-dependent modem parameters for functions such as dialing, carrier transmit level, calling tone, call progress tone detection, answer tone detection, blacklisting, caller ID, and relay control are programmable (see Section 2.12).

Country code IDs are defined by ITU-T T.35.

External ROM/flash ROM includes default profiles for 29 countries including TBR21-compliant profiles. These profiles can be overridden by modified values stored in external serial EEPROM. A maximum of 31 country profiles can be stored in external ROM/flash ROM. Additional country profiles can be stored in external serial EEPROM (request additional country profiles from a Conexant Sales Office). The default countries supported are:

Country	Country Code	Country	Country Code	Country	Country Code
Australia	09	India	53	Portugal	8B
Austria	0A	Ireland	57	Singapore	9C
Belgium	0F	Italy	59	South Africa	9F
Brazil	16	Japan	00	Spain	A0
China	26	Korea	61	Sweden	A5
Denmark	31	Malaysia	6C	Switzerland	A6
Finland	3C	Mexico	73	Taiwan	FE
France	3D	Netherlands	7B	United Kingdom	B4
Germany	42	Norway	82	United States	B5
Greece	46	Poland	8A		

#### TAM Mode

TAM Mode features include 8-bit linear coding at 8 kHz sample rate. Tone detection/ generation, call discrimination, and concurrent DTMF detection are also supported. ADPCM (4-bit IMA) coding is also supported to meet Microsoft WHQL logo requirements.

TAM Mode is supported by four submodes:

- 1. Online Voice Command Mode supports connection to the telephone line or, for S models, a microphone/speaker/handset/headset.
- 2. Voice Receive Mode supports recording voice or audio data input from the telephone line or, for S models, a microphone/handset/headset.
- 3. Voice Transmit Mode supports playback of voice or audio data to the telephone line or, for S models, a speaker/handset/headset.
- 4. Full-duplex Receive and Transmit Mode.

#### Voice/Speakerphone Mode (S Models)

The S models include additional telephone handset, external microphone, and external speaker interfaces which support voice and full-duplex speakerphone (FDSP) operation.

Hands-free full-duplex telephone operation is supported in Speakerphone Mode under host control. Speakerphone Mode features an advanced proprietary speakerphone algorithm which supports full-duplex voice conversation with acoustic, line, and handset echo cancellation. Parameters are constantly adjusted to maintain stability with automatic fallback from full-duplex to pseudo-duplex operation. The speakerphone algorithm allows position independent placement of microphone and speaker. The host can separately control volume, muting, and AGC in microphone and speaker channels.

#### 1.3.4 Reference Design

A data/fax/TAM/speakerphone reference design for an external modem (RD00-D930) is available to minimize application design time, reduce development cost, and accelerate market entry.

A design package is available in electronic form. This package includes schematics, bill of materials (BOM), vendor part list (VPL), board layout files in Gerber format, and complete documentation.

## 1.4 Hardware Description

#### 1.4.1 CX06827 Modem Controller and DSP

The CX06827 Modem Controller and DSP (ACF), packaged in a 144-pin TQFP, includes a Microcontroller (MCU), a Modem Data Pump (MDP), bootloader ROM, and line interface functions.

The ACF connects to host via a parallel host (PARIF = high) or a logical V.24 (EIA/TIA-232-E) serial DTE interface (PARIF = low).

The ACF performs the command processing and host interface functions. The crystal frequency is 28.224 MHz.

The ACF connects to external OEM-supplied ROM/flash ROM and RAM over a non-multiplexed 19-bit address bus and 8-bit data bus.

The ACF optionally connects to an external OEM-supplied serial EEPROM over a dedicated 2-line serial interface. The capacity of the EEPROM can be 256 bytes up to 32k bytes. The EEPROM can hold information such as firmware configuration customization and country code parameters.

The ACF performs telephone line signal modulation/demodulation in a hardware digital signal processor (DSP) which reduces computational load on the host processor.

#### 1.4.2 CX20437 Voice Codec

The optional CX20437 Voice Codec (VC), packaged in a 32-pin TQFP, supports voice/full-duplex speakerphone (FDSP) operation with interfaces to a microphone and speaker and to a telephone handset/headset.

#### 1.5 Commands

The modem supports data modem, fax class 1 modem, fax class 1.0 modem, fax class 2 modem, voice/audio, full-duplex speakerphone (FDSP), MNP 10/MNP 10EC, and V.80 commands, and S Registers in accordance with modem model options. See Doc. No. 100722 for a description of the commands.

**Data Modem Operation.** Data modem functions operate in response to the AT commands when +FCLASS=0. Default parameters support U.S./Canada operation.

MNP 10 Operation. MNP 10 functions operate in response to MNP 10 commands.

MNP 10EC Operation. MNP 10EC is enabled by the -SEC=1 command.

**Fax Modem Operation.** Facsimile functions operate in response to fax class 1 commands when +FCLASS=1, fax class 1.0 commands when +FCLASS=1.0, or to fax class 2 commands when +FCLASS=2 is installed.

Voice/Audio Operation. Voice/audio mode functions operate in response to voice/audio commands when +FCLASS=8.

**Speakerphone Operation.** FDSP functions operate in response to speakerphone commands when +FCLASS=8 and +VSP=1 is selected.

This page is intentionally blank.

# 2 TECHNICAL SPECIFICATIONS

## 2.1 Serial DTE Interface Operation

#### 2.1.1 Automatic Speed/Format Sensing

**Command Mode and Data Modem Mode.** The modem can automatically determine the speed and format of the data sent from the DTE. The modem can sense speeds of 300, 600, 1200, 2400, 4800, 7200, 9600, 12000, 14400, 16800, 19200, 21600, 24000, 26400, 28800, 38400, 57600, 115200, and 230400 bps and the following data formats:

Parity	Data Length (No. of Bits)	No. of Stop Bits	Character Length (No. of Bits)			
None	7	2	10			
Odd	7	1	10			
Even	7	1	10			
None	8	1	10			
Odd	8	1	11*			
Even 8 1 11*						
*11-bit characters are sensed, but the parity bits are stripped off during data transmission in Normal and Error Correction modes.						

The modem can speed sense data with mark or space parity and configures itself as follows:

DTE Configuration	Modem Configuration
7 mark	7 none
7 space	8 none
8 mark	8 none
8 space	8 even

Fax Modem Mode. In V.17 fax mode, the modem can sense speeds up to 230.4 kbps.

#### 2.2 Parallel Host Bus Interface Operation

**Command Mode and Data Modem Mode.** The modem can operate at rates up to 230.4 kbps by programming the Divisor Latch in the parallel interface registers if supported by communications software and/or driver (a Windows 95/98 driver is available from Conexant).

**Fax Modem Mode.** In V.17 mode, the modem can operate at rates up to 230.4 kbps by programming the Divisor Latch in the parallel interface registers if supported by communications software and/or driver (a Windows 95/98 driver is available from Conexant).

#### 2.3 Establishing Data Modem Connections

#### **Telephone Number Directory**

The modem supports four telephone number entries in a directory that can be saved in a serial NVRAM. Each telephone number can be up to 32 characters (including the command line terminating carriage return) in length. A telephone number can be saved using the &Zn=x command, and a saved telephone number can be dialed using the DS=n command.

#### Dialing

**DTMF Dialing.** DTMF dialing using DTMF tone pairs is supported in accordance with ITU-T Q.23. The transmit tone level complies with Bell Publication 47001.

Pulse Dialing. Pulse dialing is supported in accordance with EIA/TIA-496-A.

Blind Dialing. The modem can blind dial in the absence of a dial tone if enabled by the X0, X1, or X3 command.

#### Modem Handshaking Protocol

If a tone is not detected within the time specified in the S7 register after the last digit is dialed, the modem aborts the call attempt.

#### **Call Progress Tone Detection**

Ringback, equipment busy, congested tone, warble tone, and progress tones can be detected in accordance with the applicable standard.

#### **Answer Tone Detection**

Answer tone can be detected over the frequency range of  $2100 \pm 40$  Hz in ITU-T modes and  $2225 \pm 40$  Hz in Bell modes.

#### **Ring Detection**

A ring signal can be detected from a TTL-compatible 15.3 Hz to 68 Hz square wave input.

#### **Billing Protection**

When the modem goes off-hook to answer an incoming call, both transmission and reception of data are prevented for 2 seconds (data modem) or 4 seconds (fax adaptive answer) to allow transmission of the billing tone signal.

#### **Connection Speeds**

The modem functions as a data modem when the +FCLASS=0 command is active.

Line connection can be selected using the +MS command. The +MS command selects modulation, enables/disables automode, and selects minimum and maximum line speeds (Table 2-1).

#### Automode

Automode detection can be enabled by the +MS command to allow the modem to connect to a remote modem in accordance with draft PN-3320 for V.34 (Table 2-1).

<mod> Modulatio</mod>		Possible Rates (bps) <sup>1</sup>	Notes	
V21	V.21	300		
V22	V.22	1200		
V22B	V.22 bis	2400 or 1200		
V23	V.23	1200	See Note 2	
V32	V.32	9600 or 4800		
V32B	V.32 bis	14400, 12000, 9600, 7200, or 4800	Default for SC14 models	
V34	V.34	33600, 31200, 28800, 26400, 24000, 21600, 19200, 16800, 14400, 12000, 9600, 7200, 4800, or 2400	Default for SC33 models	
V90	V.90	56000, 54667, 53333, 52000, 50667, 49333, 48000, 46667, 45333, 42667, 41333, 40000, 38667, 37333, 36000, 34667, 33333, 32000, 30667, 29333, 28000	Default for SC56 models	
K56	K56flex	56000, 54000, 52000, 50000, 48000, 46000, 44000, 42000, 40000, 38000, 36000, 34000, 32000		
B103	Bell 103	300		
B212	Bell 212	1200		

Notes:

1. See optional <automode>, <min\_rate>, and <max\_rate> subparameters for the +MS command.

2. For V.23, originating modes transmit at 75 bps and receive at 1200 bps; answering modes transmit at 1200 bps and receive at 75 bps. The rate is always specified as 1200 bps. V.23 half duplex is not supported.

3. If the DTE speed is set to less than the maximum supported DCE speed in automode, the maximum connection speed is limited to the DTE speed.

#### 2.4 Data Mode

Data mode exists when a telephone line connection has been established between modems and all handshaking has been completed.

#### Speed Buffering (Normal Mode)

Speed buffering allows a DTE to send data to, and receive data from, a modem at a speed different than the line speed. The modem supports speed buffering at all line speeds.

#### Flow Control

**DTE-to-Modem Flow Control.** If the modem-to-line speed is less than the DTE-to-modem speed, the modem supports XOFF/XON or RTS/CTS flow control with the DTE to ensure data integrity.

#### **Escape Sequence Detection**

The +++ escape sequence can be used to return control to the command mode from the data mode. Escape sequence detection is disabled by an S2 Register value greater than 127.

#### **BREAK Detection**

The modem can detect a BREAK signal from either the DTE or the remote modem. The \Kn command determines the modem response to a received BREAK signal.

#### **Telephone Line Monitoring**

**GSTN Cleardown (V.90, K56flex, V.34, V.32 bis, V.32).** Upon receiving GSTN Cleardown from the remote modem in a nonerror correcting mode, the modem cleanly terminates the call.

Loss of Carrier (V.22 bis and Below). If carrier is lost for a time greater than specified by the S10 register, the modem disconnects (except MNP 10).

**Receive Space Disconnect (V.22 bis and Below).** If selected by the Y1 command in non-error-correction mode, the modem disconnects after receiving  $1.6 \pm 10\%$  seconds of continuous SPACE.

#### Send SPACE on Disconnect (V.22 bis and Below)

If selected by the Y1 command in non-error-correction mode, the modem sends  $4 \pm 10\%$  seconds of continuous SPACE when a locally commanded hang-up is issued by the &Dn or H command.

#### Fall Forward/Fallback (V.90/K56flex/V.34/V.32 bis/V.32)

During initial handshake, the modem will fallback to the optimal line connection within V.90/K56flex/V.34/V.32 bis/V.32 mode depending upon signal quality if automode is enabled by the +MS or N1 command.

When connected in V.90/K56flex/V.34/V.32 bis/V.32 mode, the modem will fall forward or fallback to the optimal line speed within the current modulation depending upon signal quality if fall forward/fallback is enabled by the %E2 command.

#### Retrain

The modem may lose synchronization with the received line signal under poor or changing line conditions. If this occurs, retraining may be initiated to attempt recovery depending on the type of connection.

The modem initiates a retrain if line quality becomes unacceptable if enabled by the %E command. The modem continues to retrain until an acceptable connection is achieved, or until 30 seconds elapse resulting in line disconnect.

#### **Programmable Inactivity Timer**

The modem disconnects from the line if data is not sent or received for a specified length of time. In normal or error-correction mode, this inactivity timer is reset when data is received from either the DTE or from the line. This timer can be set to a value between 0 and 255 seconds by using register S30. A value of 0 disables the inactivity timer.

#### DTE Signal Monitoring (Serial DTE Interface Only)

DTR#. When DTR# is asserted, the modem responds in accordance with the &Dn and &Qn commands.

RTS#. RTS# is used for flow control if enabled by the &K command in normal or error-correction mode.

#### 2.5 Error Correction and Data Compression

#### V.42 Error Correction

V.42 supports two methods of error correction: LAPM and, as a fallback, MNP 4. The modem provides a detection and negotiation technique for determining and establishing the best method of error correction between two modems.

#### **MNP 2-4 Error Correction**

MNP 2-4 is a data link protocol that uses error correction algorithms to ensure data integrity. Supporting stream mode, the modem sends data frames in varying lengths depending on the amount of time between characters coming from the DTE.

#### V.42 bis Data Compression

V.42 bis data compression mode, enabled by the %Cn command or S46 register, operates when a LAPM or MNP 10 connection is established.

The V.42 bis data compression employs a "string learning" algorithm in which a string of characters from the DTE is encoded as a fixed length codeword. Two 2k-byte dictionaries are used to store the strings. These dictionaries are dynamically updated during normal operation.

#### **MNP 5 Data Compression**

MNP 5 data compression mode, enabled by the %Cn command, operates during an MNP connection.

In MNP 5, the modem increases its throughput by compressing data into tokens before transmitting it to the remote modem, and by decompressing encoded received data before sending it to the DTE.

#### 2.6 MNP 10 Data Throughput Enhancement

MNP 10 protocol and MNP Extended Services enhance performance under adverse channel conditions such as those found in rural, long distance, or cellular environments. An MNP 10 connection is established when an MNP 2-4 connection is negotiated with a remote modem supporting MNP 10.

**MNP Extended Services.** The modem can quickly switch to MNP 10 operation when the remote modem supports MNP 10 and both modems are configured to operate in V.42.

V.42 bis/MNP 5 Support. V.42 bis/MNP 10 can operate with V.42 bis or MNP 5 data compression.

#### 2.7 MNP 10EC<sup>™</sup> Enhanced Cellular Connection

A traditional landline modem, when used for high-speed cellular data transmission, typically encounters frequent signal interference and degradation in the connection due to the characteristics of the analog cellular network. In this case, cellular-specific network impairments, such as non-linear distortion, fading, hand-offs, and high signal-to-noise ratio, contribute to an unreliable connection and lower data transfer performance. Implementations relying solely on protocol layer methods, such as MNP 10, generally cannot compensate for the landline modem's degraded cellular channel performance.

The modem achieves higher cellular performance by implementing enhanced cellular connection techniques at both the physical and protocol layers, depending on modem model. The modem enhances the physical layer within the modulation by optimizing its responses to sudden changes in the cellular connection. The MNP 10EC protocol layer implemented in the modem firmware improves data error identification/correction and maximizes data throughput by dynamically adjusting speed and packet size based on signal quality and data error performance.

#### 2.8 Fax Class 1, Fax Class 1.0, and Fax Class 2 Operation

Facsimile functions operate in response to fax class 1 commands when +FCLASS=1, fax class 1.0 commands when +FCLASS=1.0, or to fax class 2 commands when +FCLASS=2 is installed

In the fax mode, the on-line behavior of the modem is different from the data (non-fax) mode. After dialing, modem operation is controlled by fax commands. Some AT commands are still valid but may operate differently than in data modem mode.

Calling tone is generated in accordance with T.30.

#### 2.9 Voice/Audio Mode

Voice and audio functions are supported by the Voice Mode. Voice Mode includes three submodes: Online Voice Command Mode, Voice Receive Mode, and Voice Transmit Mode.

#### 2.9.1 Online Voice Command Mode

This mode results from the connection to the telephone line or a voice/audio I/O device (e.g., microphone, speaker, or handset) through the use of the +FCLASS=8 and +VLS commands. After mode entry, AT commands can be entered without aborting the connection.

#### 2.9.2 Voice Receive Mode

This mode is entered when the +VRX command is active in order to record voice or audio data input at the RIN pin, typically from a microphone/handset or the telephone line.

Received analog voice samples are converted to digital form and compressed for reading by the host. AT commands control the codec bits-per-sample rate.

Received analog mono audio samples are converted to digital form and formatted into 8-bit unsigned linear PCM format for reading by the host. AT commands control the bit length and sampling rate. Concurrent DTMF/tone detection is available at the 8 kHz sample rate.

#### 2.9.3 Voice Transmit Mode

This mode is entered when the +VTX command is active in order to playback voice or audio data to the TXA output, typically to a speaker/handset or to the telephone line.

Digitized voice data is decompressed and converted to analog form at the original compression quantization sample-per-bits rate then output to the TXA output.

Digitized audio data is converted to analog form then output to the TXA output.

#### 2.9.4 Full-Duplex Receive and Transmit Mode

This mode is entered when the +VTR command is active in order to concurrently receive and transmit voice.

#### 2.9.5 Audio Mode

The audio mode enables the host to transmit and receive 8-bit audio signals. In this mode, the modem directly accesses the internal analog-to-digital (A/D) converter (ADC) and the digital-to-analog (D/A) converter (DAC). Incoming analog audio signals can then be converted to digital format and digital signals can be converted to analog audio output.

#### 2.9.6 Tone Detectors

The tone detector signal path is separate from the main received signal path thus enabling tone detection to be independent of the configuration status. In Tone Mode, all three tone detectors are operational.

#### 2.9.7 Speakerphone Modes

Speakerphone modes are controlled in voice mode with the following commands:

**Use Speakerphone After Dialing or Answering (+VSP=1).** +VSP=1 selects speakerphone mode while in +FCLASS=8 mode. Speakerphone operation is entered during Voice Online Command mode after completing dialing or answering.

**Speakerphone Settings.** The +VGM and +VGS commands can be used to control the microphone gain and speaker volume, respectively. The VGM and +VGS commands are valid only after the modem has entered the Voice Online mode while in the +VSP=1 setting.

# 2.10 Full-Duplex Speakerphone (FDSP) Mode (S Model)

The modem operates in FDSP mode when +FCLASS=8 and +VSP=1 (see Section 2.9.7).

In FDSP Mode, speech from a microphone or handset is converted to digital form, shaped, and output to the telephone line through the line interface circuit. Speech received from the telephone line is shaped, converted to analog form, and output to the speaker or handset. Shaping includes both acoustic and line echo cancellation.

## 2.11 Caller ID

Caller ID can be enabled/disabled using the +VCID command. When enabled, caller ID information (date, time, caller code, and name) can be passed to the DTE in formatted or unformatted form. Inquiry support allows the current caller ID mode and mode capabilities of the modem to be retrieved from the modem.

#### 2.12 Worldwide Country Support

Internal modem firmware supports 29 country profiles (see Section 1.3.2). These country profiles include the following country-dependent parameters:

- Dial tone detection levels and frequency ranges.
- DTMF dialing parameters: Transmit output level, DTMF signal duration, and DTMF interdigit interval.
- Pulse dialing parameters: Make/break times, set/clear times, and dial codes are programmable
- Ring detection frequency range.
- Blind dialing enabled/disable.
- Carrier transmit level (through S91 for data and S92 for fax). The maximum, minimum, and default values can be defined to match specific country and DAA requirements.
- Calling tone is generated in accordance with V.25. Calling tone may be toggled (enabled/disabled) by inclusion of a "^" character in a dial string. It may also be disabled.
- Frequency and cadence of tones for busy, ringback, congested, warble, dial tone 1, and dial tone 2.
- Answer tone detection period.
- Blacklist parameters. The modem can operate in accordance with requirements of individual countries to prevent misuse
  of the network by limiting repeated calls to the same number when previous call attempts have failed. Call failure can be
  detected for reasons such as no dial tone, number busy, no answer, no ringback detected, voice (rather than modem)
  detected, and key abort (dial attempt aborted by user). Actions resulting from such failures can include specification of
  minimum inter-call delay, extended delay between calls, and maximum numbers of retries before the number is
  permanently forbidden ("blacklisted").

These country profiles may be altered or customized by modifying the country-dependent parameters. Additional profiles may also be included. There are two ways to add or modify profiles:

- Incorporating additional or modified profiles into external flash ROM containing the entire modem firmware code.
- Linking additional or modified profiles from an external serial EEPROM (needed only if the external flash ROM capacity is exceeded.

Please contact an FAE at the local Conexant sales office if a country code customization is required.

#### 2.13 Diagnostics

#### 2.13.1 Commanded Tests

Diagnostics are performed in response to &T commands.

Analog Loopback (&T1 Command). Data from the local DTE is sent to the modem, which loops the data back to the local DTE.

#### 2.13.2 Power On Reset Tests

Upon power on, the modem performs tests of the modem, internal and external RAM, and NVRAM. If the modem, internal RAM, or external RAM test fails, the TMIND# output is pulsed (serial interface version) or the DCD bit in the parallel interface register is pulsed (parallel interface version) as follows:

Internal or external RAM test fails: One pulse cycle (pulse cycle = 0.5 sec. on, 0.5 sec. off) every 1.5 seconds.

Modem device test fails: Three pulse cycles every 1.5 seconds.

If the NVRAM test fails (due to NVRAM failure or if NVRAM is not installed), the test failure is reported by AT commands that normally use the NVRAM, e.g., the &V command.

#### 2.14 Low Power Sleep Mode

**Sleep Mode Entry.** The modem enters the low power sleep mode when no line connection exists and no host activity occurs for the period of time specified in the S24 register. All modem circuits are turned off except the internal clock circuitry in order to consume reduced power while being able to immediately wake up and resume normal operation.

**Wake-up.** Wake-up occurs when a ring is detected on the telephone line, the host writes to the modem (parallel interface), or the DTE sends a character to the modem (serial interface).

This page is intentionally blank.

# **3 HARDWARE INTERFACE**

# 3.1 CX06827 ACF Hardware Pins and Signals

#### 3.1.1 CX06827 ACF Interface Signals


ACF hardware interface signals for parallel interface are shown by major interface in Figure 3-1, are shown by pin number in Figure 3-2, and are listed by pin number in Table 3-1.


ACF hardware interface signals for serial interface are shown by major interface in Figure 3-3, are shown by pin number in Figure 3-4, and are listed by pin number in Table 3-2.

The ACF hardware interface signals are defined in Table 3-3.

ACF I/O types are defined in Table 3-4.

ACF DC electrical characteristics are listed in Table 3-5.








Figure 3-2. CX06827 ACF 144-Pin TQFP Pin Signals for Parallel Interface (PARIF = High)

Signal Label	I/O	I/O Type	Interface
D4	I/O	lt/Ot2	EB: D4
D5	I/O	lt/Ot2	EB: D5
D6	I/O	lt/Ot2	EB: D6
20		10 0 12	20.00
D7	I/O	lt/Ot2	EB: D7
A00	0	Ith/Ot8	EB: A00
100	Ŭ	111/010	20.700
A01	0	lth/Ot8	EB: A01
A02	0	Ith/Ot8	EB: A02
7.02	Ŭ	111/010	20.702
A03	0	lth/Ot8	EB: A03
A04	0	Ith/Ot8	EB: A04
A05	0	Ith/Ot8	EB: A05
A06	0	Ith/Ot8	EB: A06
VDD	P	PWR	+3.3V
A07			
-	0	Ith/Ot8 Ith/Ot8	EB: A07
A08	0		EB: A08
A09	0	Ith/Ot8	EB: A09
PLLVDD	Р	PWR	+3.3V and to GND
DI L OND		0.15	through 1 uF
PLLGND	G	GND	GND
A10	0	lth/Ot8	EB: A10
A11	0	lth/Ot8	EB: A11
A12	0	lth/Ot8	EB: A12
A13	0	lth/Ot8	EB: A13
A14	0	lth/Ot8	EB: A14
A15	0	lth/Ot8	EB: A15
SR2CLK (P_PGP05)	1	ltpu/Ot2	VC: M SCK
			-
RESERVED	I/O	ldd/Odd	NC
RESERVED	I/O	ldd/Odd	NC
RESERVED	0	Odpc	NC
RESERVED	0	Odpc	NC
	-		
RESERVED	0	lt/Ot2	NC
A16 (PB0)	0	lt/Ot2	EB: A16
VDD	P	PWR	+3.3V
PB1	I/O	lt/Ot2	NC
ROMSEL# (PB2)	0	Ot2	EB: ROM CE#
	Ŭ	012	EB. ROM OL#
GND	G	GND	GND
RAMSEL# (PB3)	0	lt/Ot2	EB: RAM CS#
A17 (PB4)	0	It/Ot2	EB: A17
A17 (PB4) A18 (PB5)	0	It/Ot2	EB: A17 EB: A18
		It/Ot2	
PB6	I/O	PWR	NC +3.3V
VDD	P		
HINT (PB7)	0	lt/Ot8	HB: HINT
TESTP	<u> </u>	Itpu	NC
DV1TP	1	ltpu	NC
CLKIN		lt	NC
XTLI	I	lx	Crystal Circuit
XTLO	0	Ox	Crystal Circuit
VDD	P	PWR	+3.3V
NMIP		Ithpu	+3.3V +3.3V
WT#	0	It/Ot2	EB: WRITE#
RD#	0	lt/Ot2	EB: READ#
PHS2	0	Ot2	NC
	PHS2		

# Table 3-1. CX06827 ACF 144-Pin TQFP Pin Signals for Parallel Interface (PARIF = High) (Continued)


Pin	Signal Label	I/O	I/O Type	Interface	Pin	Signal Label	I/O	I/O Type	Interface
51	IA1CLK (P_PX03)	1	ltpu/Ot2	ACF: SCLK through 33	123	HD0 (PC0)	I/O	lth/Ot8	HB: HD0
				ohms					
52	SR4IN	1	ltk/Ot2	ACF: RXOUT	124	HD1 (PC1)	I/O	lth/Ot8	HB: HD1
53	PD7	I/O	lt/Ot2	NC	125	VDD	Р	PWR	+3.3V
54	NOXYCK	1	ltpu	GND	126	HD2 (PC2)	I/O	lth/Ot8	HB: HD2
55	XXCLK	0	lt/Ot2	NC	127	HD3 (PC3)	I/O	lth/Ot8	HB: HD3
56	IASLEEP (P_PF05)	0	Ot2	VC: SLEEP	128	HD4 (PC4)	I/O	lth/Ot8	HB: HD4
57	P_PA07	0	Ot2	NC	129	GND	G	GND	GND
58	P_GP01	1	lt	NC	130	HD5 (PC5)	I/O	lth/Ot8	HB: HD5
59	VDD	Р	PWR	+3.3V	131	VDD	Р	PWR	+3.3V
60	P_PA03	0	Ot2	NC	132	HD6 (PC6)	I/O	lth/Ot8	HB: HD6
61	P_PA00	I/O	ltpu/Ot2	NC	133	HD7 (PC7)	I/O	lth/Ot8	HB: HD7
62	SR1IO (P_PX07)	0	lt/Ot2	ACF: CNTLSIN	134	AGND	G	AGND	AGND
63	LPO	1	ltpu/Ot2	+3.3V through 240K	135	AVDD	Р	PWR	+3.3VA (Filtered)
64	VDD	Р	PWR	+3.3V	136	ASPKR	0	O(DF)	Al: Speaker Circuit
65	BD2CLK	0	ltpu/Ot2	NC	137	LINE_OUT_P	0	O(DF)	DAA: TXAP
66	VGG	R	REF	+5V or +3.3V	138	LINE_OUT_M	0	O(DF)	DAA: TXAM
67	CLKOUT	0	lt/Ot2	NC	139	VREF	R	REF	AGND through C circuit
68	D0	I/O	lt/Ot2	EB: D0	140	VC	R	REF	AGND through C circuit
69	D1	I/O	lt/Ot2	EB: D1	141	MIC_IN	1	I(DA)	NC
70	D2	I/O	lt/Ot2	EB: D2	142	RES2#	1	lt	HB: RESET#
71	GND	G	GND	GND	143	LINE_IN	1	I(DA)	DAA: RXA
72	D3	I/O	lt/Ot2	EB: D3	144	MIC BIAS	0	Oa	NC
Notes:			÷	•					•
	ypes: See Table 3-4.								
	ace Legend:								
	ace Legenu. B Expansion	<b>D</b>							

Expansion Bus EΒ

ΗB Host Bus


NC No external connection VC

Voice Codec











Pin	Signal Label	I/O	I/O Type	Interface	Pin	Signal Label	I/O	I/O Type	Interface
1	DVDD	P	PWR	+3.3V	73	D4	1/0	lt/Ot2	EB: D4
2	CNTLSIN	i	ltpd	ACF: SR1IO	74	D5	1/O	lt/Ot2	EB: D5
3	MCLKIN	i	lpd	ACF: MCLKOUT	75	D6	1/0	It/Ot2	EB: D6
		-	- F -	through 33 ohms					
4	TXSIN	1	Itpd	ACF: SR4OUT	76	D7	I/O	lt/Ot2	EB: D7
5	SCLK	0	Ot2	ACF: IA1CLK through	77	A00	0	lth/Ot8	EB: A00
-		-		33 ohms			-		
6	RXOUT	0	Ot2	ACF: SR4IN	78	A01	0	lth/Ot8	EB: A01
7	STROBE	0	Ot2	ACF:SA1CLK through	79	A02	0	lth/Ot8	EB: A02
		-		33 ohms			_		
8	M_RELAY_A	0	Ot2	NC	80	A03	0	lth/Ot8	EB: A03
9	AGND	G	AGND	AGND	81	A04	0	lth/Ot8	EB: A04
10	DVDD	Р	PWR	+3.3V	82	A05	0	lth/Ot8	EB: A05
11	DVSS	G	GND	GND	83	A06	0	lth/Ot8	EB: A06
12	M_ACT_90	1	Itpu	NC	84	VDD	Р	PWR	+3.3V
13	DLPBK BAR	1	lt	NC	85	A07	0	lth/Ot8	EB: A07
14	SLEEP IN	1	Itpd	ACF: IASLEEP	86	A08	0	lth/Ot8	EB: A08
15	AGND	G	AGND	AGND	87	A09	0	lth/Ot8	EB: A09
16	PARIF (MK0)	1	Itpu	GND (Serial DTE)	88	PLLVDD	Р	PWR	+3.3V and to GND
		-					-		through 1 uF
17	DTRIND# (PD0)	0	lthpd/Ot2	LED: DTRIND#	89	PLLGND	G	GND	GND
18	PD1	I/O	lthpd/Ot2	NC	90	A10	0	lth/Ot8	EB: A10
19	PD2	I/O	lthpd/Ot2	NC	91	A11	0	Ith/Ot8	EB: A11
20	PD3	1	Ith/Ot2	+3.3V through 47 K	92	A12	0	Ith/Ot8	EB: A12
21	DTR# (PD4)	i	lt	DTE: DTR#	93	A13	0	Ith/Ot8	EB: A13
22	PD5	1/0	Ithpu	NC	94	A14	0	Ith/Ot8	EB: A14
23	RTS# (PD6)	1	Ithpu	DTE: RTS#	95	A15	0	Ith/Ot8	EB: A15
24	OH# (PE0)	1/0	It/Ot8	DAA: Off-Hook Relay	96	SR2CLK (P_PGP05)	1	Itpu/Ot2	VC: M SCK
	. ,	-		Circuit			'		-
25	PE1	I/O	lt/Ot2	NC	97	RESERVED	I/O	ldd/Odd	NC
26	PE2	I/O	lt/Ot2	NC	98	RESERVED	I/O	ldd/Odd	NC
27	NVMDATA (PE3)	I/O	lt/Ot2	NVRAM: SDA	99	RESERVED	0	Odpc	NC
28	LCS (PE4)	I	lt/Ot2	DAA: Line Current Sense Circuit	100	RESERVED	0	Odpc	NC
29	VDD	Р	PWR	+3.3V	101	RESERVED	0	lt/Ot2	NC
30	PE5	Ι	lt/Ot2	+3.3V through 47 K	102	A16 (PB0)	0	lt/Ot2	EB: A16
31	PE6	I/O	lt/Ot2	NC	103	VDD	Р	PWR	+3.3V
32	PE7	1	lt/Ot8	+3.3V through 47 K	104	PB1	I/O	lt/Ot2	NC
33	RING (PA0)	I	lt/Ot2	DAA: Ring Detect Circuit	105	ROMSEL# (PB2)	0	Ot2	EB: ROM CE#
34	PA1	I/O	lt/Ot2	NC	106	GND	G	GND	GND
35	TXD# (PA2)	1	lt/Ot2	DTE: TXD#	107	RAMSEL# (PB3)	0	lt/Ot2	EB: RAM CS#
36	PA3	I/O	Itpu/Ot2	NC	108	A17 (PB4)	Õ	It/Ot2	EB: A17
37	PA4	1/O	Itpu/Ot2	NC	109	A18 (PB5)	0	lt/Ot2	EB: A18
38	PA5	1/O	It/Ot2	NC	110	PB6	1/O	lt/Ot2	NC
39	RXD# (PA6)	0	lt/Ot2	DTE: RXD#	111	VDD	P	PWR	+3.3V
40	NVMCLK (PA7)	0	lt/Ot2	NVRAM: SCL	112	PB7	0	lt/Ot8	NC
41	RES1#	ī	lt	Reset Circuit	112	TESTP	I I	Itpu	NC
12	SR3OUT	0	Ot2	VC: M_TXSIN	114	DV1TP	1	Itpu	NC
43	SR3IN (P PX01)	1	ltk/Ot2	VC: M RXOUT	115	CLKIN	1	lt	NC
+3 14	MCLKOUT (P PB00)	0	It/Ot2	Through 33 ohms to	115	XTLI	1	lx	Crystal Circuit
+4	MCLKOUT (P_PB00)	0	11/012	ACF:MCLKIN and VC: M CLKIN	110		1	IX	Crystal Circuit
45	SA2CLK (P PX05)	1	ltpu/Ot2	VC: M STROBE	117	XTLO	0	Ox	Crystal Circuit
46	GND	G	GND	GND	118	VDD	P	PWR	+3.3V
47	SR2IO (P PX06)	0	lt/Ot2	VC: M CNTRLSIN	119	NMIP	1	Ithpu	+3.3V
48	VDD	P	PWR	+3.3V	120	WT#	0	lt/Ot2	EB: WRITE#
10 19	SR4OUT (P PX00)	0	ltk/Ot2	ACF: TXSIN	121	RD#	0	lt/Ot2	EB: READ#
50	SA1CLK (P_PX02)	Ĭ	Itpu/Ot2	ACF: STROBE through	122	PHS2	0	Ot2	NC
		1.		33 ohms	1		Ĩ		

Pin	Signal Label	I/O	I/O Type	Interface	Pin	Signal Label	I/O	I/O Type	Interface
51	IA1CLK (P_PX03)	I	ltpu/Ot2	ACF: SCLK through 33 ohms	123	DSR# (PC0)	0	lth/Ot8	DTE: DSR#
52	SR4IN	Ι	ltk/Ot2	ACF: RXOUT	124	CTS# (PC1)	0	lth/Ot8	DTE: CTS#
53	PD7	I/O	lt/Ot2	NC	125	VDD	Р	PWR	+3.3V
54	NOXYCK	I	ltpu	GND	126	RLSD# (PC2)	0	lth/Ot8	DTE: RLSD#
55	XXCLK	0	lt/Ot2	NC	127	PC3	I/O	lth/Ot8	+3.3V through 47 K
56	IASLEEP (P_PF05)	0	Ot2	VC: SLEEP	128	AAIND# (PC4)	0	lth/Ot8	LED: AAIND#
57	RDCLK# (P_PA07)	0	Ot2	DTE: RDCLK#	129	GND	G	GND	GND
58	XTCLK# (P_GP01)	1	lt	DTE: XTCLK#	130	RI# (PC5)	0	lth/Ot8	DTE: RI#
59	VDD	Р	PWR	+3.3V	131	VDD	Р	PWR	+3.3V
60	TDCLK# (P_PA03)	0	Ot2	DTE: TDCLK#	132	PC6	I/O	lth/Ot8	HB: HD6
61	P_PA00	I/O	ltpu/Ot2	NC	133	PC7	I/O	lth/Ot8	+3.3V through 47 K
62	SR1IO (P_PX07)	0	lt/Ot2	ACF: CNTLSIN	134	AGND	G	AGND	AGND
63	LPO	1	ltpu/Ot2	+3.3V through 240K	135	AVDD	Р	PWR	+3.3VA (Filtered)
64	VDD	Р	PWR	+3.3V	136	ASPKR	0	O(DF)	AI: Speaker Circuit
65	BD2CLK	0	ltpu/Ot2	NC	137	LINE_OUT_P	0	O(DF)	DAA: TXAP
66	VGG	R	REF	+5V or +3.3V	138	LINE_OUT_M	0	O(DF)	DAA: TXAM
67	CLKOUT	0	lt/Ot2	NC	139	VREF	R	REF	AGND through C circuit
68	D0	I/O	lt/Ot2	EB: D0	140	VC	R	REF	AGND through C circuit
69	D1	I/O	lt/Ot2	EB: D1	141	MIC_IN	1	I(DA)	NC
70	D2	I/O	lt/Ot2	EB: D2	142	RES2#	1		
71	GND	G	GND	GND	143	LINE_IN	1	I(DA)	DAA: RXA
72	D3	I/O	lt/Ot2	EB: D3	144	MIC_BIAS	0	Oa	NC
	ypes: See Table 3-4. ace Legend:								

EΒ Expansion Bus

ΗB Host Bus

No external connection NC VC Voice Codec

Label	Pin	I/O	I/O Type	Signal Name/Description
	COMMON TO	PARAL	LEL HOST A	ND SERIAL DTE INTERFACE CONFIGURATIONS
			-	System
XTLI, XTLO	116, 117	I, O	lx, Ox	<b>Crystal In and Crystal Out.</b> If an external 28.224 MHz crystal circuit is used instead of an external clock circuit, connect XTLI and XTLO to the external crystal circuit and leave CLKIN open.
CLKIN	115	I	lt	<b>Clock In.</b> If an external 28.224 MHz clock circuit is used instead of an external crystal circuit, connect CLKIN to the clock output and leave XTLI and XTLO open.
CLKOUT	67	0	lt/Ot2	Clock Out. 28.224 MHz output clock. Leave open.
NOXYCK	54			
PARIF	16	I	ltpu	<b>Parallel/Serial Interface Select.</b> PARIF input high (open) selects parallel host interface operation. PARIF low (GND) selects serial DTE interface operation.
NMI#	119	1	Ithpu	Non-Maskable Interrupt. Not used. Connect to +3.3V.
RES1# RES2#	41 142	I	lt	<b>Reset.</b> The active low RESET# (RES1# and RES2#) input resets the ACF logic, and restores the saved configuration from serial EEPROM or returns the modem to the factory default values if NVRAM is not present. RESET# low holds the modem in the reset state; RESET# going high
				releases the modern from the reset state. After application of VDD, RESET# must be held low for at least 15 ms after the VDD power reaches operating range. The modern device set is ready to use 25 ms after the low-to-high transition of RESET#.
				For parallel Interface, connect RESET# input to the host bus RESET line through an inverter.
				For serial Interface, connect RESET# input to a reset switch circuit.
		1	Po	ower and Ground
VGG	66	Р	PWRG	I/O Signaling Voltage Source. Connect to +5V or +3.3V.
VDD	29, 48, 59, 64, 66, 84, 103, 111, 118, 125, 131	Ρ	PWR	Digital Supply Voltage for Digital Circuits. Connect to +3.3V.
DVDD	1, 10	Р	PWR	Digital Supply Voltage for Analog Circuits. Connect to +3.3V
VSS	46, 71, 106, 129	G	GND	Digital Ground for Digital Circuits. Connect to digital ground (GND).
DVSS	11	G	GND	Digital Ground for Analog Circuits. Connect to digital ground (GND).
AGND	135	G	AGND	Analog Ground for Analog Circuits. Connect to analog ground (AGND).
PLLVDD	88	Р	PWR	PLL Circuit Digital Supply Voltage. Connect to +3.3V and to AGND through 1 $\mu$ F.
PLLGND	89	G	GND	PLL Circuit Digital Ground. Connect to GND.
			Serial EEI	PROM (NVRAM) Interface
NVMCLK (PA7)	40	0	lt/Ot2	<b>NVRAM Clock.</b> NVMCLK output high enables the EEPROM. Connect to EEPROM SCL pin.
NVMDATA (PE3)	27	I/O	lt/Ot2	<b>NVRAM Data.</b> The NVMDATA pin supplies a serial data interface to the EEPROM. Connect to EEPROM SDA pin and to +3.3V through 10 K $\Omega$ .
		Not	Used – Con	nect to +3.3V through Resistor
LPO	63	Ι	I/O	Low Power Oscillator. Not used. Connect to +3.3V through 240 K $\Omega$ .
PC3	127	Ι	lth/Ot2	<b>Port PC3.</b> Not used. Connect to +3.3V through 47K $\Omega$ .
PC7	133	Ι	lth/Ot2	<b>Port PC7.</b> Not used. Connect to +3.3V through 47K $\Omega$ .
PD3	20	Ι	lth/Ot2	<b>Port PD7.</b> Not used. Connect to +3.3V through 47K $\Omega$ .
PE5	30	Ι	lth/Ot2	Port PE5. Not used. Connect to +3.3V through 47K $\Omega$ .
PE7	32	1	lth/Ot2	<b>Port PE7.</b> Not used. Connect to +3.3V through 47K $\Omega$ .

# Table 3-3. CX06827 ACF Pin Signal Definitions

Label	Pin	I/O	I/O Type	Signal Name/Description
				ernal Bus Interface
A00-A06, A07-A09, A10-A15, A16 (PB0), A17 (PB4), A18 (PB5)	77-83, 85-87, 90-95, 102, 108, 109	0, 0, 0, 0, 0, 0,	It/Ot8, It/Ot8, It/Ot2, It/Ot2, It/Ot2, It/Ot2, It/Ot2	Address Lines 0-18. A0-A18 are the address output lines used to access external memory; up to 4 Mbits (512k bytes) ROM/flash ROM using A0-A18 and up to 1 Mbit (128k bytes) RAM using A0-A16.
D0-D2, D3-D7	68-70, 72-76	I/O	lth/Ot2	Data Line 0-7. D0-D7 are bidirectional external memory bus data lines.
READ#	121	0	lt/Ot2	<b>Read Enable.</b> READ# output low enables data transfer from the selected device to the D0-D7 lines.
WRITE#	120	0	lt/Ot2	Write Enable. WRITE# output low enables data transfer from the D0-D7 lines to the selected device.
RAMSEL# (PB3)	107	0	lt/Ot2	RAM Select. RAMSEL# (PB3, ES2) output low selects the external RAM.
ROMSEL# (PB2)	105	0	Ot2	ROM Select. ROMSEL# (PB2, ES3) output low selects the external ROM.
-	TELEPHONE LINI	E/TELEPH	HONE/AUDIO	D INTERFACE SIGNALS AND REFERENCE VOLTAGE
OH# (PE4)	33	Ι	lt	<b>Off-Hook.</b> Active low input used to indicate the telephone line is in use by the local handset or an extension phone.
LCS (PE4)	28	Ι	lt	Loop Current Sense. LCS is an active high input that indicates a handset off-hook status.
RING (PA0)	33	I	It	<b>Ring Frequency.</b> A rising edge on the RING input initiates an internal ring frequency measurement. The RING input from an external ring detect circuit is monitored to determine when to wake up from sleep or stop mode. The RING input is typically connected to the output of an optoisolator or equivalent. The idle state (no ringing) output of the ring detect circuit should be low.
LINE_OUT_P, LINE_OUT_M	137, 138	0, 0	O(DF)	<b>Transmit Analog 1 and 2.</b> The LINE_OUT_P and LINE_OUT_M outputs are differential outputs 180 degrees out of phase with each other. Each output can drive a 300 $\Omega$ load. Connect LINE_OUT_P and LINE_OUT_M to the DAA telephone line interface transmit circuit.
LINE_IN			I(DA)	<b>Receive Analog.</b> LINE_IN is a single-ended input from the telephone line interface or an optional external hybrid circuit with 70K $\Omega$ input impedance. Connect LINE_IN to the DAA telephone line interface receive circuit.
VREF	139	R	REF	<b>High Voltage Reference.</b> Connect to AGND through 10 $\mu$ F (polarized, + terminal to VREF) and 0.1 $\mu$ F (ceramic) in parallel. Ensure a very close proximity between these capacitors and VREF pin. Use a short path and a wide trace to AGND pin.
VC	140	R	REF	<b>Low Voltage Reference.</b> Connect to AGND through 10 $\mu$ F (polarized, + terminal to VC) and 0.1 $\mu$ F (ceramic) in parallel. Ensure a very close proximity between these capacitors and VC pin. Use a short path and a wide trace to AGND pin.
ASPKR	136	0	O(DF)	<b>Speaker Analog Output.</b> The ASPKR analog output can originate from one of five different sources: RIN, TELIN, MICM or MICV or from the MDP's internal voice playback mode. The ASPKR on/off and three levels of attenuation are controlled by bits in DSP RAM. When the speaker is turned off, the ASPKR output is clamped to the voltage at the VC pin. The ASPKR output can drive an impedance as low as 300 ohms. In a typical application, the ASPKR output is an input to an external LM386 audio power amplifier.
MIC_M	141	I	I(DA)	Not Used. Leave open.
MIC_BIAS	144	0	Oa	Not Used. Leave open.
M_RELAYA	8	0	Ot	Not Used. Leave open.
M_ACT90	12	I	Itpu	Not Used. Leave open.
DLPBK_BAR	13	1	It	Not Used. Leave open.

# Table 3-3. CX06827 ACF Pin Signal Definitions (Continued)

Label	Pin	I/O	I/O Type	Signal Name/Description
	1	-		nd Optional CX20437 VC Interface
SLEEP_IN	14	1	Itpd	Modem Codec Sleep In. Connect to ACF: IASLEEP pin.
MCLKIN	3	I	lpd	Modem Codec Serial Clock In. Connect to ACF: MCLKOUT pin through 33 $\Omega$ .
CNTLSIN	2	I	Itpd	Modem Codec Serial Control In. Connect to ACF: SR1IO pin.
RXOUT	6	0	Ot2	Modem Codec Serial Receive Data Out. Connect to ACF: SR4IN pin.
TXSIN	4	1	Itpd	Modem Codec Serial Transmit Data In. Connect to ACF: SR4OUT pin.
STROBE	7	0	Ot2	Modem Codec Serial Frame Sync Out. Connect to ACF: SA1CLK pin through 33 $\Omega$ .
SCLK	5	0	Ot2	Modem Codec Serial Clock Out. Connect to ACF: IA1CLK pin through 33 $\Omega$ .
IA1CLK (P_PX03)	51	I	ltpu/Ot2	<b>DSP Modem Serial Clock In</b> . Connect to ACF: SCLK pin through 33 $\Omega$ .
SA1CLK (P_PX02)	50	Ι	ltpu/Ot2	<b>DSP Modem Serial Frame Sync In.</b> Connect to ACF: STROBE pin through 33 $\Omega$ .
SR4OUT (P_PX00)	49	0	ltk/Ot2	DSP Modem Serial Transmit Data Out. Connect to ACF: TXSIN pin.
SR4IN	52	1	ltk/Ot2	DSP Modem Serial Receive Data In. Connect to ACF: RXOUT pin.
IASLEEP (P_PF05)	56	0	Ot2	DSP Sleep Out. Connect to ACF: SLEEP_IN pin and to VC SLEEP pin.
M_CLKOUT (P_PB00)	44	0	lt/Ot2	<b>DSP Master Serial Clock Out</b> . Connect through 33 $\Omega$ to ACF: MCLKIN pin and to VC M_CLKIN pin.
SR2CLK (P_PGP05)	96	I	ltpu/Ot2	<b>DSP Voice Serial Clock In.</b> Connect to VC M_SCK pin. Leave open if VC is not installed.
SA2CLK (P_PX05)	45	I	ltpu/Ot2	<b>DSP Voice Serial Frame Sync In.</b> Connect to VC M_STROBE pin. Leave open if VC is not installed.
SR3OUT	42	0	Ot2	<b>DSP Voice Serial Transmit Data Out.</b> Connect to VC M_TXSIN pin. Leave open if VC is not installed.
SR3IN (P_PX01)	43	Ι	ltk/Ot2	<b>DSP Voice Serial Receive Data In.</b> Connect to VC M_RXOUT pin. Leave open if VC is not installed.
SR2IO (P_PX06)	47	0	lt/Ot2	<b>DSP Voice Serial Control Out.</b> Connect to VC M_CNTRLSIN pin. Leave open if VC is not installed.
			Not	Used – Leave Open
P_PA00	61	I/O	ltpu/Ot2	Not Used. Leave open.
XXCLK	55	0	lt/Ot2	Not Used. Leave open.
BD2CLK	65	0	ltpu/Ot2	Not Used. Leave open.
DV1TP	114	I	Itpu	Not Used. Leave open.
PHS2	122	0	Ot2	Not Used. Leave open.
TESTP	113	I	Itpu	Not Used. Leave open.
PA1	34	I/O	lt/Ot2	Port PA1. Not Used. Leave open.
PA3	36	I/O	ltpu/Ot2	Port PA3. Not Used. Leave open.
PA4	37	I/O	ltpu/Ot2	Port PA4. Not Used. Leave open.
PA5	35	I/O	lt/Ot2	Port PA5. Not Used. Leave open.
PB1	104	I/O	lt/Ot2	Port PB1. Not Used. Leave open.
PB6	110	I/O	lt/Ot2	Port PB6. Not Used. Leave open.
PD7	53	I/O	lt/Ot2	Port PD7. Not Used. Leave open.
PE1	25	I/O	lt/Ot2	Port PE1. Not Used. Leave open.
PE2	26	I/O	lt/Ot2	Port PE2. Not Used. Leave open.
PE6	31	I/O	lt/Ot2	Port PE6. Not Used. Leave open.
RESERVED	97-101			Reserved. Connected to internal circuitry. Leave open.

Table 3-3. CX06827 ACF Pin Signal Definitions (Continued)
---

Label	Pin	I/O	I/O Type	Signal Name/Description					
	PA	RALLEL H	IOST BUS C	ONFIGURATION ONLY (PARIF = HIGH)					
Parallel Host Interface									
HCS# (PD4)	21	I	lt	Host Bus Chip Select. HCS# input low enables the MCU host bus interface.					
HRD# (PD6)	23	Ι	Ithpu	<b>Host Bus Read.</b> HRD# is an active low, read control input. When HCS# is low, HRD# low allows the host to read status information or data from a selected MCU register.					
HWT# (PD5)	22	Ι	Ithpu	<b>Host Bus Write.</b> HWT# is an active low, write control input. When HCS# is low, HWT# low allows the host to write data or control words into a selected MCU register.					
HINT (PB7)	112	0	lt/Ot8	<b>Host Bus Interrupt.</b> HINT output is set high when the receiver error flag, received data available, transmitter holding register empty, or modem status interrupt is asserted. HINT is reset low upon the appropriate interrupt service or master reset operation.					
HA0-HA2 (PD0-PD2)	17-19	I	lthpd/Ot2	Host Bus Address Lines 0-2. During a host read or write operation with HCS# low, HA0-HA2 select an internal MCU 16550A-compatible register.					
HD0-HD7 (PC0-PC7)	123-124, 126-128, 130-133	I/O	Ith/Ot8	<b>Host Bus Data Lines 0-7</b> . HD0-HD7 are three-state input/output lines providing bidirectional communication between the host and the MCU. Data, control words, and status information are transferred over HD0-HD7.					
		Not Us	sed (In Paral	lel Host Interface Configuration)					
P_GP01	58	I	It	Port P_GP01. Not Used. Leave open.					
P_PA03	60	0	Ot2	Port P_PA03. Not Used. Leave open.					
P_PA07	57	0	Ot2	Port P_PA07. Not Used. Leave open.					
PA2	35	I/O	lt/Ot2	Port PA2. Not Used. Leave open.					
PA6	39	I/O	lt/Ot2	Port PA6. Not Used. Leave open.					

Label	Pin	I/O	I/O Type	Signal Name/Description
	SEF		INTERFACE	CONFIGURATION ONLY (PARIF = LOW)
			•	-232-E) DTE Serial Interface
These signals correspond functionally to V.24/EIA/TIA-232-E signals but are logically inverted.				
XTCLK# (P_GP01)	58	1	lt/Ot2	<b>External Data Clock.</b> Synchronous External Transmit Data Clock input in synchronous modes. Leave open if not used.
RDCLK# (P_PA07)	57	0	ltpu/Ot2	<b>Receive Data Clock.</b> Synchronous Receive Data Clock output in synchronous modes. The RDCLK frequency is the data rate ( $\pm 0.01\%$ ) with a duty cycle of $50\pm1\%$ . Leave open if not used.
TDCLK# (P_PA03)	60	0	ltpu/Ot2	<b>Transmit Data Clock.</b> Synchronous Transmit Data Clock output in synchronous modes. The TDCLK# frequency is the data rate ( $\pm 0.01\%$ ) with a duty cycle of 50 $\pm$ 1%. Leave open if not used.
TXD# (PA2)	35	I	lt/Ot2	<b>Transmitted Data (EIA BA/ITU-T CT103).</b> The DTE uses the TXD# line to send data to the modem for transmission over the telephone line or to transmit commands to the modem.
RXD# (PA6)	39	0	lt/Ot2	<b>Received Data (EIA BB/ITU-T CT104).</b> The modem uses the RXD# line to send data received from the telephone line to the DTE and to send modem responses to the DTE. During command mode, RXD# data represents the modem responses to the DTE.
CTS# (PC1)	124	0	Ith/Ot8	<b>Clear To Send (EIA CB/ITU-T CT106).</b> CTS# output ON (low) indicates that the modem is ready to accept data from the DTE. In asynchronous operation, in error correction or normal mode, CTS# is always ON (low) unless RTS/CTS flow control is selected by the &Kn command.
				In synchronous operation, the modem also holds CTS# ON during asynchronous command state. The modem turns CTS# OFF immediately upon going off-hook and holds CTS# OFF until both DSR# and RLSD# are ON and the modem is ready to transmit and receive synchronous data. The modem can also be commanded by the &Rn command to turn CTS# ON in response to an RTS# OFF-to-ON transition.
DSR# (PC0)	123	0	Ith/Ot8	<b>Data Set Ready (EIA CC/ITU-T CT107).</b> DSR# indicates modem status to the DTE. DSR# OFF (high) indicates that the DTE is to disregard all signals appearing on the interchange circuits except Ring Indicator (RI#). DSR# output is controlled by the AT&Sn command.
RLSD# (PC2)	126	0	lth/Ot8	<b>Received Line Signal Detector (EIA CF/ITU-T CT109).</b> When AT&C0 command is not in effect, RLSD# output is ON when a carrier is detected on the telephone line or OFF when carrier is not detected.
RI# (PC5)	130	0	Ith/Ot8	<b>Ring Indicator (EIA CE/ITU-T CT125).</b> RI# output ON (low) indicates the presence of an ON segment of a ring signal on the telephone line.
DTR# (PD4)	21	1	It	<b>Data Terminal Ready (EIA CD/ITU-T CT108).</b> The DTR# input is turned ON (low) by the DTE when the DTE is ready to transmit or receive data. DTR# ON prepares the modem to be connected to the telephone line, and maintains the connection established by the DTE (manual answering) or internally (automatic answering). DTR# OFF places the modem in the disconnect state under control of the &Dn and &Qn commands.
RTS# (PD6)	23	I	Ithpu	<b>Request To Send (EIA CA/ITU-T CT105).</b> RTS# input ON (low) indicates that the DTE is ready to send data to the modem. In the command state, the modem ignores RTS#.
				In asynchronous operation, the modem ignores RTS# unless RTS/CTS flow control is selected by the &Kn command. In synchronous on-line operation, the modem can be commanded by the &Rn command to ignore RTS# or to respond to RTS# by turning on CTS# after the delay specified by Register S26.

## Table 3-3. CX06827 ACF Pin Signal Definitions (Continued)

				•					
Labe	Label Pin I/O I/O Type Signal Name/Description								
SERIAL DTE INTERFACE CONFIGURATION ONLY (PARIF = LOW) (CONTINUED)									
			LED	Indicator Interface					
AAIND# (PC4) 128		0	lth/Ot8	Auto Answer Indicator. AAIND# output ON (low) corresponds to the indicator on. AAIND# output is active when the modem is configured to answer the ring automatically (ATS0 command $\neq$ 0).					
DTRIND# (PD0) 17		0	Ithpd/Ot2	<b>DTR Indicator.</b> DTRIND# output ON (low) corresponds to the indicator on. The DTRIND# state reflects the DTR# output state except when the &D0 command is active, in which case DTRIND# is low.					
		Not l	Jsed (In Seria	al DTE Interface Configuration)					
PC6 132		I/O	lth/Ot8	Port PC6. Not Used. Leave open.					
PD1	18	I/O	lthpd/Ot2	Port PD1. Not Used. Leave open.					
PD2	19	I/O	lthpd/Ot2	Port PD2. Not Used. Leave open.					
PD5	22	I/O	Ithpu	Port PD5. Not Used. Leave open.					
Notes: 1. I/O Types: Se 2. Interface Leg EB HB	end: Expansion Bus Host Bus								
NC	No internal pin connection								
VC	Voice Codec								
RESERVI	ED = No external connection all	owed (may	/ have internal c	connection).					

## Table 3-4. CX06827 ACF I/O Type Definitions

I/O Type	Description
lx/Ox	I/O, wire
lt/Ot2	Digital input, +5V tolerant/ Digital output, 2 mA, $Z_{INT}$ = 120 $\Omega$
ltk/Ot2	Digital input, +5V tolerant, keeper/ Digital output, 2 mA, $Z_{INT}$ = 120 $\Omega$
ltpu/Ot2	Digital input, +5V tolerant, 75k $\Omega$ pull up/ Digital output, 2 mA, Z <sub>INT</sub> = 120 $\Omega$
lt/Ot8	Digital input, +5V tolerant,/ Digital output, 8 mA, $Z_{INT}$ = 50 $\Omega$
lthpd/Ot2	Digital input, +5V tolerant, hysteresis, 75k $\Omega$ pull down/ Digital output, 2 mA, Z <sub>INT</sub> = 120 $\Omega$
lth/Ot2	Digital input, +5V tolerant, hysteresis/Digital output, 2 mA, $Z_{INT}$ = 120 $\Omega$
lth/Ot8	Digital input, +5V tolerant, hysteresis/Digital output, 8 mA, $Z_{INT}$ = 50 $\Omega$
lt	Digital input, +5V tolerant
ltk	Digital input, +5V tolerant, keeper
Itkpu	Digital input, +5V tolerant, keeper, 75k $\Omega$ pull up
Itpu	Digital input, +5V tolerant, 75k $\Omega$ pull up
Ithpu	Digital input, +5V tolerant, hysteresis, 75k $\Omega$ pull up
Ot2	Digital output, three-state, 2 mA, $Z_{INT}$ = 120 $\Omega$
PWR	VCC Power
PWRG	VGG Power
GND	Ground
NOTES:	
1. See DC	characteristics in Table 3-5.

2. I/O Type corresponds to the device Pad Type. The I/O column in signal interface tables refers to signal I/O direction used in the application.

Parameter	Symbol	Min.	Тур.	Max.	Units	Test Conditions
Input Voltage Low	VIL					
+5V tolerant		0	_	0.8	V	
+5V tolerant hysteresis		0	-	0.3 *VGG	V	
Input Voltage High	VIH		_		V	
+5V tolerant		2	-	5.25	V	
+5V tolerant hysteresis		0.7 * VDD	-	5.25	V	
Input Hysteresis	VH		-		V	
+3V hysteresis		0.5	-		V	
+5V tolerant, hysteresis		0.3	_		V	
Output Voltage Low	VOL					
Z <sub>INT</sub> = 120 Ω		0	-	0.4	V	IOL = 2 mA
Z <sub>INT</sub> = 50 Ω		0	_	0.4	V	IOL = 8 mA
Output Voltage High	VOH		_		V	
Z <sub>INT</sub> = 120 Ω		2.4	_	VDD	V	IOL = -2 mA
Z <sub>INT</sub> = 50 Ω		2.4	_	VDD	V	IOL = -8 mA
Pull-Up Resistance	Rpu	50	_	200	kΩ	
Pull-Down Resistance	Rpd	50	_	200	kΩ	
Test conditions unless otherwise noted:           1. Test Conditions unless otherwise stated			to 70°C; ex			_1

#### Table 3-5. CX06827 ACF DC Electrical Characteristics

## 3.2 CX20437 VC Hardware Pins and Signals (S Model)

Microphone and analog speaker interface signals, as well as telephone handset/headset interface signals are provided to support functions such as speakerphone mode, telephone emulation, microphone voice record, speaker voice playback, and call progress monitor.

VC hardware interface signals are shown by major interface in Figure 3-5, are shown by pin number in Figure 3-6, and are listed by pin number in Table 3-6.

VC hardware interface signals are defined in Table 3-7.

VC pin signal DC electrical characteristics are defined in Table 3-8.

VC pin signal analog electrical characteristics are defined in Table 3-9.




Figure 3-5. CX20437 VC Hardware Interface Signals




Figure 3-6. CX20437 VC 32-Pin TQFP Pin Signals

2 3 3 4 5 6 7 8 9 10	SLEEP M_DIG_SPEAKER M_SPKR_OUT POR MAVDD MAVDS	 0 	I/O Type Itpd Ot2 Oa	ACF: IASLEEP NC				
3       4       5       6       7       8       9       10	M_SPKR_OUT POR MAVDD MAVSS			NC				
3       4       5       6       7       8       9       10	POR MAVDD MAVSS	0 	Oa					
5   6   7   8   9   10	MAVDD MAVSS	I		Speaker interface circuit				
6 7 8 9 10 10 10 10 10 10 10 10 10 10 10 10 10	MAVSS		Itpu	Host: RESET# or reset circuit				
7 8 9 10			PWR	VAA (+3.3V)				
7 8 9 10			AGND	AGND				
9 10	NC			NC				
10	NC			NC				
10	M_LINE_OUTP	0	Oa	Handset interface circuit: TELOUT				
	M LINE OUTM	0	Oa	NC				
	VREF		REF	AGND through capacitors				
12	VC		REF	AGND through capacitors For handset interface, connect also to VC_HAND through ferrite bead				
13	M MIC IN	1	la	Microphone interface circuit				
	M LINE IN	1	la	Handset interface circuit: TELIN				
	M MIC BIAS	1	-	NC				
-	M RELAYB	1	1	NC				
	VDD	1	PWR	+3.3V				
	M CNTRLSIN	1	Itpd	ACF: V CTRL				
	M CLKIN	li i	Itpd	ACF: M CLK				
	M TXSIN	1	Itpd	ACF: V TXSIN				
	M SCK	0	Ot2	ACF: V_SCLK				
	M RXOUT	Ō	Ot2	ACF: V RXOUT				
	M STROBE	0	Ot2	ACF: V STROBE				
	M RELAYA	0	Ot2od	NC				
	VDD		PWR	+3.3V				
26	M SET3V BAR2	1	Itpu	GND				
	VSUB		AGND	AGND				
28	VSS		GND	GND				
	М АСТ90	1	Itpu	NC				
30	M 1BIT OUT	0	Ot2	NC				
	D LPBK BAR	1	Itpu	NC				
	NC			NC				
Notes: 1. I/O type la	Analog input		-					
	It Digital input, TTL-compatible							
	Itpd Digital input, TTL-compatible, internal 7							
ltpu	Itpu Digital input, TTL-compatible, internal 75k		internal 75k	$\pm$ 25k $\Omega$ pull-up				
Oa								
Ot2	Ot2 Digital output, TTL-compatible, 2 mA, $Z_{INTERNAL}$ = 120 $\Omega$							
Ot2	Ot2od Digital output, TTL-compatible, 2 mA, open drain, $Z_{INTERNAL}$ = 120 $\Omega$							
AGI	AGND Analog Ground							
GN	GND Digital Ground							
	<b>J</b>	l Characte	ristics (Table	e 3-8) and CX20437 VC Analog Electrical Characteristics (Table 3-9)				
00	*See CX20437 VC DC Electrical Characteristics (Table 3-8) and CX20437 VC Analog Electrical Characteristics (Table 3-9).							

## Table 3-7. CX20437 VC Pin Signal Definitions

Label	Pin	I/O Type	Signal Name/Description
	1	1	SYSTEM SIGNALS
VDD	17, 25	PWR	Digital Power Supply. Connect to +3.3V and digital circuits power supply filter.
MAVDD	5	PWR	Analog Power Supply. Connect to +3.3V and analog circuits power supply filter.
VSS	28	GND	Digital Ground. Connect to GND.
MAVSS	6	AGND	Analog Ground. Connect to AGND.
VSUB	27	GND	Analog Ground. Connect to AGND.
POR	4	Itpu	Power-On Reset. Active low reset input. Connect to Host RESET# or reset circuit.
SET3V_BAR2	26	Itpu	Set +3.3V Analog Reference. Connect to GND.
			ACF INTERCONNECT
SLEEP	1	ltpd	IA Sleep. Active high sleep input. Connect to ACF IASLEEP pin.
M_CLKIN	19	Itpd	Master Clock Input. Connect to ACF M_CLK pin.
M_SCK	21	Ot2	Serial Clock Output. Connect to ACF V_SCLK pin.
M_CNTRL_SIN	18	Itpd	Control Input. Connect to ACF V_CTRL pin.
M_STROBE	23	Ot2	Serial Frame Sync. Connect to ACF V_STROBE pin.
M_TXSIN	20	Itpd	Serial Transmit Data. Connect to ACF V_TXSIN pin.
M_RXOUT	22	Ot2	Serial Receive Data. Connect to ACF V_RXOUT pin.
			MICROPHONE/SPEAKER INTERFACE
M_MIC_IN	13	I(DA)	Microphone Input. Single-ended analog input from the microphone circuit.
M_SPKR_OUT	3	O(DF)	<b>Modem Speaker Analog Output.</b> The M_SPKR_OUT analog output reflects the received analog input signal. The M_SPKR_OUT on/off and three levels of attenuation are controlled by bits in DSP RAM. When the speaker is turned off, the M_SPKR_OUT output is clamped to the voltage at the VC pin. The M_SPKR_OUT output can drive an impedance as low as 300 ohms. In a typical application, the M_SPKR_OUT output is an input to an external LM386 audio power amplifier.
			HANDSET/HEADSET INTERFACE
M_LINE_OUTP	9	O(DF)	<b>Telephone Handset Out (TELOUT).</b> Single-ended analog data output to the telephone handset circuit. The output can drive a 300 $\Omega$ load.
M_LINE_IN	14	I(DA)	Telephone Handset Out (TELIN). Single-ended analog data input from the telephone handset circuit.
	1	1	REFERENCE VOLTAGE
VREF	11	REF	<b>High Voltage Reference.</b> Connect to AGND through 10 $\mu$ F (polarized, + terminal to VREF) and 0.1 $\mu$ F (ceramic) in parallel. Ensure a very close proximity between these capacitors and VREF pin. Use a short path and a wide trace to AGND pin.
VC	12	REF	<b>Low Voltage Reference.</b> Connect to AGND through 10 $\mu$ F (polarized, + terminal to VC) and 0.1 $\mu$ F (ceramic) in parallel. Ensure a very close proximity between these capacitors and VC pin. Use a short path and a wide trace to AGND pin.
			For handset interface, also connect to handset interface circuit (VC_HAND) through a ferrite bead.

## Table 3-7. CX20437 VC Pin Signal Definitions (Continued)

Label	Pin	I/O Type	Signal Name/Description				
	NOT USED						
M_DIG_SPEAKER	R 2 Ot2 Not Used. Leave open.		Not Used. Leave open.				
M_LINE_OUTM	10	Oa	Not Used. Leave open.				
M_RELAYA	24	Ot	Not Used. Leave open.				
M_RELAYB	16	Ot	ot Used. Leave open.				
M_MIC_BIAS	15	Oa	Not Used. Leave open.				
M_ACT90	29	Itpu	Not Used. Leave open.				
M_1BIT_OUT	30	Ot2	Not Used. Leave open.				
D_LPBK_BAR 31		It	Not Used. Leave open.				
NC	7, 8, 32	8, 32 NC Internal No Connect. Leave open.					
Notes:         1. I/O types*:         la       Analog input         It       Digital input, TTL-compatible         Itpd       Digital input, TTL-compatible, internal 75k ± 25k Ω pull-down         Itpu       Digital input, TTL-compatible, internal 75k ± 25k Ω pull-up         Oa       Analog output         Ot2       Digital output, TTL-compatible, 2 mA, Z <sub>INTERNAL</sub> = 120 Ω         Ot2od       Digital output, TTL-compatible, 2 mA, open drain, Z <sub>INTERNAL</sub> = 120 Ω							
AGND Analog Ground GND Digital Ground							

Parameter	Symbol	Min.	Тур.	Max.	Units	Test Conditions
Input Voltage Low	V <sub>IN</sub>	-0.30	_	VDD+0.3	V	
Input Voltage Low	V <sub>IL</sub>	-0.30	-	VDD+0.3	V	
Input Voltage High	VIH	0.4*VDD	-	-	V	
Output Voltage Low	V <sub>OL</sub>	0	-	0.4	V	
Output Voltage High	V <sub>OH</sub>	0.8*VDD	_	VDD	V	
Input Leakage Current	-	-10	_	10	μA	
Output Leakage Current (High Impedance)	-	-10	_	10	μA	
Test conditions unless otherwise noted:						
1. Test Conditions unless otherwise stated: VD	D = +3.3 ± 0.3 \	/DC; TA = 0°C	to 70°C; exte	ernal load = 50 p	F	

## Table 3-8. CX20437 VC DC Electrical Characteristics

Signal Name	Туре	Characteristic	Value
M_LINE_IN,	I (DA)	Input Impedance	> 70K Ω
M_MIC_IN		AC Input Voltage Range	1.1 VP-P
		Reference Voltage	+1.35 VDC
M_LINE_OUTP	O (DD)	Minimum Load	300 Ω
		Maximum Capacitive Load	0 μF
		Output Impedance	10 Ω
		AC Output Voltage Range	1.4 VP-P (with reference to ground and a 600 $\Omega$ load)
		Reference Voltage	+1.35 VDC
		DC Offset Voltage	± 200 mV
M_SPKR_OUT	O (DF)	Minimum Load	300 Ω
		Maximum Capacitive Load	0.01 μF
		Output Impedance	10 Ω
		AC Output Voltage Range	1.4 VP-P
		Reference Voltage	+1.35 VDC
		DC Offset Voltage	± 20 mV
Test conditions unless of	therwise no	ted:	

1. Test Conditions unless otherwise stated: VDD = +3.3 ± 0.3 VDC; MAVDD = +3.3 ± 0.3 VDC, TA = 0°C to 70°C

Parameter	Min	Тур	Max	Units
DAC to Line Driver output (600 $\Omega$ load, 3dB in SCF and CTF) SNR/SDR at:				dB
4Vp-p differential		88/85		
2Vp-p differential		82/95		
-10dBm differential		72/100		
DAC to Speaker Driver output (150 $\Omega$ load, 3dB in SCF and CTF, -6dB in speaker driver) SNR/SDR at:				dB
2Vp-р		88/75		
1Vp-р		82/80		
-10dBm		72/83		
Line Input to ADC (6dB in AAF) SNR/SDR at -10 dBm		80/95		dB
Input Leakage Current (analog inputs)	-10		10	μA
Output Leakage Current (analog outputs)	-10		10	μA

## 3.3 Electrical and Environmental Specifications

## 3.3.1 Operating Conditions, Absolute Maximum Ratings, and Power Requirements

The operating conditions are specified in Table 3-10.

The absolute maximum ratings are listed in Table 3-11.

The current and power requirements are listed in Table 3-12.

Table 3-10. Operating Conditions							
Parameter Symbol Limits Units							
Supply Voltage	VDD	+3.0 to +3.6	VDC				
Operating Temperature Range	т <sub>А</sub>	0 to +70	°C				

Parameter	Symbol	Limits	Units
Supply Voltage	VDD	-0.5 to +4.0	VDC
Input Voltage	∨ <sub>IN</sub>	-0.5 to (VGG +0.5)*	VDC
Storage Temperature Range	T <sub>STG</sub>	-55 to +125	°C
Analog Inputs	∨ <sub>IN</sub>	-0.3 to (VAA + 0.5)	VDC
Voltage Applied to Outputs in High Impedance (Off) State	v <sub>HZ</sub>	-0.5 to (VGG +0.5)*	VDC
DC Input Clamp Current	Iк	±20	mA
DC Output Clamp Current	I <sub>ОК</sub>	±20	mA
Static Discharge Voltage (25°C)	V <sub>ESD</sub>	±2500	VDC
Latch-up Current (25°C)	ITRIG	±400	mA

#### Table 3-11. Absolute Maximum Ratings

## Table 3-12. Current and Power Requirements

Mode	Typical Current (Ityp) (mA)	Maximum Current (Imax) (mA)	Typical Power (Ptyp) (mW)	Maximum Power (Pmax) (mW)	Notes
CX06827 SCFACF					
Normal Mode: Off-hook, normal data connection	83	91	274	328	f = 28.224 MHz
Normal Mode: On-hook, idle, waiting for ring	83	91	274	328	f = 28.224 MHz
Sleep Mode	8.4	9.2	27.7	33.1	f = 0 MHz
CX20437 VC (Optional)					
Normal Mode	1.5	2	5	7	

Notes:

1. Operating voltage: VDD =  $+3.3V \pm 0.3V$ .

2. Test conditions: VDD = +3.3V for typical values; VDD = +3.6V for maximum values.

3. Input Ripple  $\leq$  0.1 Vpeak-peak.

4. f = Internal frequency.

5. Maximum current computed from Ityp: Imax = Ityp \* 1.1.

6. Typical power (Ptyp) computed from Ityp: Ptyp = Ityp \* 3.3V; Maximum power (Pmax) computed from Imax: Pmax = Imax \* 3.6V.

## 3.3.2 Interface and Timing Waveforms

## **External Memory Bus Timing**

The external memory bus timing is listed in Table 3-13 and illustrated in Figure 3-7.

Symbol	Table 3-13. Timing - E Parameter	Min		Max	Units
,		28.224	Тур.	Max	MHz
<sup>t</sup> FI	Internal Operating Frequency	-			
<sup>t</sup> cyc	Internal Operating Clock Cycle	35.43			ns
		Read			
<sup>t</sup> AS	READ# High to Address Valid	-	11.2	12.5	ns
<sup>t</sup> ES	READ# High to ES Valid	-	12.2	13.5	ns
<sup>t</sup> RW	READ# Pulse Width	17.72		124.01	ns
<sup>t</sup> RDS	Read Data Valid to READ# High	6.1		-	ns
<sup>t</sup> RDH	READ# High to Read Data Hold	0		-	ns
		Write		•	
<sup>t</sup> AS	WRITE# High to Address Valid	-	11.2	12.5	ns
<sup>t</sup> ES	WRITE# High to ES Valid	-	12.2	13.5	ns
tww	WRITE# to WRITE# Pulse Width   17.72   124.01				
<sup>t</sup> wtd	WRITE# Low to Write Data Valid	-	7.1	8.0	ns
<sup>t</sup> WTH	WRITE# High to Write Data Hold	5.0		-	ns
2. Read pulse v RAM: t <sub>F</sub>	EL# or ROMSEL#. vidth and write pulse width: vw, t <sub>WW</sub> = 0.5 t <sub>CYC</sub> = 17.72 for Non-Exter vw, t <sub>WW</sub> = 3.5 t <sub>CYC</sub> = 124.01 for Extended		)		
3. Memory spec RAM: t <sub>/</sub> ROM: t <sub>/</sub> 4. Output Enabl RAM: t <sub>C</sub>	ACCESS = $t_{CYC} - t_{ES} - t_{RDS} = 35.43 - 13.5$ ACCESS = $4(t_{CYC}) - t_{ES} - t_{RDS} = 4(35.43) - 12.5$ ACCESS = $4(t_{CYC}) - t_{ES} - t_{RDS} = 4(35.43) - 12.5$ ACCESS = $4(t_{CYC}) - t_{ES} = 12.5$ ACCESS = $t_{RW} - t_{RDS} = 0.5(t_{CYC}) - t_{RDS} = 17.7$ ACCESS = $t_{RW} - t_{RDS} = 3.5(t_{CYC}) - t_{RDS} = 12.4$	- 6.3 = 15.63 ns (i 13.5 - 6.3 = 121. 72 - 6.3 = 11.42 n:	92 ns (i.e., use s		

Table 3-13	Timing - External M	emory Bus
	Thinning - External m	




Figure 3-7. Waveforms - External Memory Bus

## Parallel Host Bus Timing

The parallel host bus timing is listed in Table 3-14 and illustrated in Figure 3-8.

Symbol	Parameter	Min	Max	Units
	READ (See Notes 1, 2, 3, 4, 5, and 6)			
<sup>t</sup> AS	Address Setup	5	-	ns
<sup>t</sup> AH	Address Hold	10	-	ns
<sup>t</sup> cs	Chip Select Setup	0	-	ns
<sup>t</sup> CH	Chip Select Hold	10	-	ns
<sup>t</sup> RD	HRD# Strobe Width	51	-	ns
<sup>t</sup> DD	Read Data Delay	_	45	ns
<sup>t</sup> DRH	Read Data Hold	10	-	ns
	WRITE (See Notes 1, 2, 3, 4, 5, and 6)			
<sup>t</sup> AS	Address Setup	5	-	ns
<sup>t</sup> AH	Address Hold	10	-	ns
<sup>t</sup> CS	Chip Select Setup	0	-	ns
<sup>t</sup> CH	Chip Select Hold	10	-	ns
<sup>t</sup> wt	HWT# Strobe Width	50	-	ns
<sup>t</sup> DS	Write Data Setup (see Note 4)	-	35	ns
<sup>t</sup> DWH	Write Data Hold (see Note 5)	5	-	ns

Table	3-14	Timina	- Parallel	Host	Rus
Iable	5-14.	rinning	- Falanei	11031	Dus

#### Notes:

1. When the host executes consecutive Rx FIFO reads, a minimum delay of 2 times the internal CPU clock cycle plus 15 ns (85.86 ns at 28.224 MHz) is required from the falling edge of HRD# to the falling edge of the next Host Rx FIFO HRD# clock.

2. When the Host executes consecutive Tx FIFO writes, a minimum delay of 2 times the internal CPU clock cycle plus 15 ns (85.86 ns at 28.224 MHz) is required from the falling edge of HWT# to the falling edge of the next Host Tx FIFO HWT# clock.

3.  $t_{RD}$ ,  $t_{WT} = t_{CYC} + 15$  ns.

4.  $t^{}_{\mbox{DS}}$  is measured from the point at which both HCS# and HWT# are active.

5.  $t_{\mbox{DWH}}$  is measured from the point at which either HCS# and HWT# become inactive.

6. Clock frequency = 28.224 MHz clock.




Figure 3-8. Waveforms - Parallel Host Bus

## Serial DTE Interface

The serial DTE interface waveforms for 4800 and 9600 bps are illustrated in Figure 3-9.




Figure 3-9. Waveforms - Serial DTE Interface

## 4 PACKAGE DIMENSIONS

The 144-pin TQFP package dimensions are shown in Figure 4-1. The 32-pin TQFP package dimensions are shown in Figure 4-2.




Figure 4-1. Package Dimensions - 144-Pin TQFP




Figure 4-2. Package Dimensions - 32-pin TQFP

# 5 PARALLEL HOST INTERFACE

The modem supports a 16550A interface in parallel interface versions. The 16550A interface can operate in FIFO mode or non-FIFO mode. Non-FIFO mode is the same as 16450 interface operation. FIFO mode unique operations are identified.

## 5.1 Overview

The parallel interface registers and the corresponding bit assignments are shown in Table 5-1.

The modem emulates the 16450/16550A interface and includes both a 16-byte receiver data first-in first-out buffer (RX FIFO) and a 16-byte transmit data first-in first-out buffer (TX FIFO). When FIFO mode is selected in the FIFO Control Register (FCR0 = 1), both FIFOs are operative. Furthermore, when FIFO mode is selected, DMA operation of the FIFO can also be selected (FCR3 = 1). When FIFO mode is not selected, operation is restricted to 16450 interface operation.

The received data is read by the host from the Receiver Buffer (RX Buffer). The RX Buffer corresponds to the Receiver Buffer Register in a 16550A device. In FIFO mode, the RX FIFO operates transparently behind the RX Buffer. Interface operation is described with reference to the RX Buffer in both FIFO and non-FIFO modes.

The transmit data is loaded by the host into the Transmit Buffer (TX Buffer). The TX Buffer corresponds to the Transmit Holding Register in a 16550A device. In FIFO mode, the TX FIFO operates transparently behind the TX Buffer. Interface operation is described with reference to the TX Buffer in both FIFO and non-FIFO modes.

Register	Register				Bit N	lo.			
No.	Name	7	6	5	4	3	2	1	0
7	Scratch Register (SCR)				Scratch	Register			
6	Modem Status Register (MSR)	Data Carrier Detect (DCD)	Ring Indicator (RI)	Data Set Ready (DSR)	Clear to Send (CTS)	Delta Data Carrier Detect (DDCD)	Trailing Edge of Ring Indicator (TERI)	Delta Data Set Ready (DDSR)	Delta Clear to Send (DCTS)
5	Line Status Register (LSR)	RX FIFO Error	Transmitter Empty (TEMT)	Transmitter Buffer Register Empty (THRE)	Break Interrupt (BI)	Framing Error (FE)	Parity Error (PE)	Overrun Error (OE)	Receiver Data Ready (DR)
4	Modem Control Register (MCR)	0	0	0	Local Loopback	Out 2	Out 1	Request to Send (RTS)	Data Terminal Ready (DTR)
3	Line Control Register (LCR)	Divisor Latch Access Bit (DLAB)	Set Break	Stick Parity	Even Parity Select (EPS)	Parity Enable (PEN)	Number of Stop Bits (STB)	Word Length Select Bit 1 (WLS1)	Word Length Select Bit 0 (WLS0)
2	Interrupt Identify Register (IIR) (Read Only)	FIFOs Enabled	FIFOs Enabled	0	0	Pending Interrupt ID Bit 2	Pending Interrupt ID Bit 1	Pending Interrupt ID Bit 0	"0" if Interrupt Pending
2	FIFO Control Register (FCR) (Write Only)	Receiver Trigger MSB	Receiver Trigger LSB	Reserved	Reserved	DMA Mode Select	TX FIFO Reset	RX FIFO Reset	FIFO Enable
1 (DLAB = 0)		0	0	0	0	Enable Modem Status Interrupt (EDSSI)	Enable Receiver Line Status Interrupt (ELSI)	Enable Transmitter Holding Register Empty Interrupt (ETBEI)	Enable Received Data Available Interrupt (ERBFI)
0 (DLAB = 0)	Transmitter Buffer Register (THR)	Transmitter FIFO Buffer Register (Write Only)							
0 (DLAB = 0)	Receiver Buffer Register (RBR)	Receiver FIFO Buffer Register (Read Only)							
1 (DLAB = 1)	Divisor Latch MSB Register (DLM)				Divisor La	atch MSB			
0 (DLAB = 1)	Divisor Latch LSB Register (DLL)				Divisor La	atch LSB			

## Table 5-1. Parallel Interface Registers

## 5.2 Register Signal Definitions

## 5.2.1 IER - Interrupt Enable Register (Addr = 1, DLAB = 0)

The IER enables five types of interrupts that can separately assert the HINT output signal (Table 5-2). A selected interrupt can be enabled by setting the corresponding enable bit to a 1, or disabled by setting the corresponding enable bit to a 0. Disabling an interrupt in the IER prohibits setting the corresponding indication in the IIR and assertion of HINT. Disabling all interrupts (resetting IER0 - IER3 to a 0) inhibits setting of any Interrupt Identifier Register (IIR) bits and inhibits assertion of the HINT output. All other system functions operate normally, including the setting of the Line Status Register (LSR) and the Modem Status Register (MSR).

## Bits 7-4 Not used.

Always 0.

## Bit 3 Enable Modem Status Interrupt (EDSSI).

This bit, when a 1, enables assertion of the HINT output whenever the Delta CTS (MSR0), Delta DSR (MSR1), Delta TER (MSR2), or Delta DCD (MSR3) bit in the Modem Status Register (MSR) is a 1. This bit, when a 0, disables assertion of HINT due to setting of any of these four MSR bits.

#### Bit 2 Enable Receiver Line Status Interrupt (ELSI).

This bit, when a 1, enables assertion of the HINT output whenever the Overrun Error (LSR1), Parity Error (LSR2), Framing Error (LSR3), or Break Interrupt (LSR4) receiver status bit in the Line Status Register (LSR) changes state. This bit, when a 0, disables assertion of HINT due to change of the receiver LSR bits 1-4.

## Bit 1 Enable Transmitter Holding Register Empty Interrupt (ETBEI).

This bit, when a 1, enables assertion of the HINT output when the Transmitter Empty bit in the Line Status Register (LSR5) is a 1. This bit, when a 0, disables assertion of HINT due to LSR5.

### Bit 0 Enable Receiver Data Available Interrupt (ERBFI) and Character Timeout in FIFO Mode.

This bit, when a 1, enables assertion of the HINT output when the Receiver Data Ready bit in the Line Status Register (LSR0) is a1 or character timeout occurs in the FIFO mode. This bit, when a 0, disables assertion of HINT due to the LSR0 or character timeout.

## 5.2.2 FCR - FIFO Control Register (Addr = 2, Write Only)

The FCR is a write-only register used to enable FIFO mode, clear the RX FIFO and TX FIFO, enable DMA mode, and set the RX FIFO trigger level.

## Bits 7-6 RX FIFO Trigger Level.

FCR7 and FCR6 set the trigger level for the RX FIFO (Receiver Data Available) interrupt.

FCR7	FCR6	RX FIFO Trigger Level (Bytes)
0	0	01
0	1	04
1	0	08
1	1	14

## Bits 5-4 Not used.

#### Bit 3 DMA Mode Select.

When FIFO mode is selected (FCR0 = 1), FCR3 selects non-DMA operation (FCR3 = 0) or DMA operation (FCR3 = 1). When FIFO mode is not selected (FCR0 = 0), this bit is not used (the modem operates in non-DMA mode in 16450 operation).

#### DMA operation in FIFO mode.

RXRDY will be asserted when the number of characters in the RX FIFO is equal to or greater than the value in the RX FIFO Trigger Level (IIR0-IIR3 = 4h) or the received character timeout (IIR0-IIR3 = Ch) has occurred. RXRDY will go inactive when there are no more characters in the RX FIFO.

TXRDY will be asserted when there are one or more empty (unfilled) locations in the TX FIFO. TXRDY will go inactive when the TX FIFO is completely full.

#### Non-DMA operation in FIFO mode.

RXRDY will be asserted when there are one or more characters in the RX FIFO. RXRDY will go inactive when there are no more characters in the RX FIFO.

TXRDY will be asserted when there are no characters in the TX FIFO. TXRDY will go inactive when the first character is loaded into the TX FIFO Buffer.

## Bit 2 TX FIFO Reset.

When FCR2 is a 1, all bytes in the TX FIFO are cleared. This bit is cleared automatically by the modem.

## Bit 1 RX FIFO Reset.

When FCR1 is a 1, all bytes in the RX FIFO are cleared. This bit is cleared automatically by the modem.

## Bit 0 FIFO Enable.

When FCR0 is a 0, 16450 mode is selected and all bits are cleared in both FIFOs. When FCR0 is a 1, FIFO mode (16550A mode) is selected and both FIFOs are enabled. FCR0 must be a 1 when other bits in the FCR are written or they will not be acted upon.

## 5.2.3 IIR - Interrupt Identifier Register (Addr = 2)

The Interrupt Identifier Register (IIR) identifies the existence and type of up to five prioritized pending interrupts. Four priority levels are set to assist interrupt processing in the host. The four levels, in order of decreasing priority, are: Highest: Receiver Line Status, 2: Receiver Data Available or Receiver Character Timeout, 3: TX Buffer Empty, and 4: Modem Status.

When the IIR is accessed, the modem freezes all interrupts and indicates the highest priority interrupt pending to the host. Any change occurring in interrupt conditions are not indicated until this access is complete.

### Bits 7-6 FIFO Mode.

These two bits copy FCR0.

#### Bits 5-4 Not Used.

Always 0.

## Bits 3-1 Highest Priority Pending Interrupt.

These three bits identify the highest priority pending interrupt (Table 5-2). Bit 3 is applicable only when FIFO mode is selected, otherwise bit 3 is a 0.

#### Bit 0 Interrupt Pending.

When this bit is a 0, an interrupt is pending; IIR bits 1-3 can be used to determine the source of the interrupt. When this bit is a1, an interrupt is not pending.

Interrupt Identification Register					Interrupt Set and Reset Functions				
Bit 3 (Note 1)	Bit 2	Bit 1	Bit 0	Priority Level	Interrupt Type	Interrupt Source	Interrupt Reset Control		
0	0	0	1	_	None	None	—		
0	1	1	0	Highest	Receiver Line Status	Overrun Error OE (LSR1), Parity Error (PE) (LSR2), Framing Error (FE) (LSR3), or Break Interrupt (BI) (LSR4)	Reading the LSR		
0	1	0	0	2	Received Data Available	Received Data Available (LSR0) or RX FIFO Trigger Level (FCR6-FCR7) Reached <sup>1</sup>	Reading the RX Buffer or the RX FIFO drops below the Trigger Level		
1	1	0	0	2	Character Time- out Indication <sup>1</sup>	The RX FIFO contains at least 1 character and no characters have been removed from or input to the RX FIFO during the last 4 character times.	Reading the RX Buffer		
0	0	1	0	3	TX Buffer Empty	TX Buffer Empty	Reading the IIR or writing to the TX Buffer		
0	0	0	0	4	Modem Status	Delta CTS (DCTS) (MSR0), Delta DSR (DDSR) (MSR1), Trailing Edge Ring Indicator (TERI) (MSR3), or Delta DCD (DCD) (MSR4)	Reading the MSR		

#### Table 5-2. Interrupt Sources and Reset Control

## 5.2.4 LCR - Line Control Register (Addr = 3)

The Line Control Register (LCR) specifies the format of the asynchronous data communications exchange.

### Bit 7 Divisor Latch Access Bit (DLAB).

This bit must be set to a 1 to access the Divisor latch registers during a read or write operation. It must be reset to a 0 to access the Receiver Buffer, the Transmitter Buffer, or the Interrupt Enable Register.

## Bit 6 Set Break.

When bit 6 is a 1, the transmit data is forced to the break condition, i.e., space (0) is sent. When bit 6 is a 0, break is not sent. The Set Break bit acts only on the transmit data and has no effect on the serial in logic.

## Bit 5 Stick Parity.

When parity is enabled (LCR3 = 1) and stick parity is selected (LCR5 = 1), the parity bit is transmitted and checked by the receiver as a 0 if even parity is selected (LCR4 = 1) or as a 1 if odd parity is selected (LCR4 = 0). When stick parity is not selected (LCR3 = 0), parity is transmit and checked as determined by the LCR3 and LCR4 bits.

## Bit 4 Even Parity Select (EPS).

When parity is enabled (LCR3 = 1) and stick parity is not selected (LCR5 = 0), the number of 1s transmitted or checked by the receiver in the data word bits and parity bit is either even (LCR4 = 1) or odd (LCR4 = 0).

## Bit 3 Enable Parity (PEN).

When bit 3 is a 1, a parity bit is generated in the serial out (transmit) data stream and checked in the serial in (receive) data stream as determined by the LCR 4 and LCR5 bits. The parity bit is located between the last data bit and the first stop bit.

## Bit 2 Number of Stop Bits (STB).

This bit specifies the number of stop bits in each serial out character. If bit 2 is a 0, one stop bit is generated regardless of word length. If bit 2 is a 1 and 5-bit word length is selected, one and one-half stop bits are generated. If bit 2 is a 1 and a 6-, 7-, or 8-bit word length is selected, two stop bits are generated. The serial in logic checks the first stop bit only, regardless of the number of stop bits selected.

## Bits 1-0 Word Length Select (WLS0 and WLS1).

These two bits specify the number of bits in each serial in or serial out character. The encoding of bits 0 and 1 is:

Bit 1	Bit 0	Word Length
0	0	5 Bits (Not supported)
0	1	6 Bits (Not supported)
1	0	7 Bits
1	1	8 Bits

## 5.2.5 MCR - Modem Control Register (Addr = 4)

The Modem Control Register (MCR) controls the interface with the modem or data set.

## Bit 7-5 Not used.

Always 0.

## Bit 4 Local Loopback.

When this bit is set to a 1, the diagnostic mode is selected and the following occurs:

- 1. Data written to the Transmit Buffer is looped back to the Receiver Buffer.
- The DTS (MCR0), RTS (MCR1), Out1 (MCR2), and Out2 (MCR3) modem control register bits are internally connected to the DSR (MSR5), CTS (MSR4), RI (MSR6), and DCD (MSR7) modem status register bits, respectively.

### Bit 3 Output 2.

When this bit is a 1, HINT is enabled. When this bit is a 0, HINT is in the high impedance state.

#### Bit 2 Output 1.

This bit is used in local loopback (see MCR4).

## Bit 1 Request to Send (RTS).

This bit controls the Request to Send (RTS) function. When this bit is a 1, RTS is on. When this bit is a 0, RTS is off.

## Bit 0 Data Terminal Ready (DTR).

This bit controls the Data Terminal Ready (DTR) function. When this bit is a 1, DTR is on. When this bit is a 0, DTR is off.

## 5.2.6 LSR - Line Status Register (Addr = 5)

This 8-bit register provides status information to the host concerning data transfer.

### Bit 7 RX FIFO Error.

In the 16450 mode, this bit is not used and is always 0.

In the FIFO mode, this bit is set if there are one or more characters in the RX FIFO with a parity error, framing error, or break indication detected. This bit is reset to a 0 when the host reads the LSR and none of the above conditions exist in the RX FIFO.

### Bit 6 Transmitter Empty (TEMT).

This bit is set to a 1 whenever the TX Buffer (THR) and equivalent of the Transmitter Shift Register (TSR) are both empty. It is reset to a 0 whenever either the THR or the equivalent of the TSR contains a character.

In the FIFO mode, this bit is set to a 1 when ever the TX FIFO and the equivalent of the TSR are both empty.

#### Bit 5 Transmitter Holding Register Empty (THRE) [TX Buffer Empty].

This bit, when set, indicates that the TX Buffer is empty and the modem can accept a new character for transmission. In addition, this bit causes the modem to issue an interrupt to the host when the Transmit Holding Register Empty Interrupt Enable bit (IIR1) is set to 1. The THRE bit is set to a 1 when a character is transferred from the TX Buffer. The bit is reset to 0 when a byte is written into the TX Buffer by the host.

In the FIFO mode, this bit is set when the TX FIFO is empty; it is cleared when at least one byte is in the TX FIFO.

## Bit 4 Break Interrupt (BI).

This bit is set to a 1 whenever the received data input is a space (logic 0) for longer than two full word lengths plus 3 bits. The BI bit is reset when the host reads the LSR.

#### Bit 3 Framing Error (FE).

This bit indicates that the received character did not have a valid stop bit. The FE bit is set to a 1 whenever the stop bit following the last data bit or parity bit is detected as a logic o (space). The FE bit is reset to a 0 when the host reads the LSR.

In the FIFO mode, the error indication is associated with the particular character in the FIFO it applies to; the FE bit is set to a 1 when this character is loaded into the RX Buffer.

## Bit 2 Parity Error (PE).

This bit indicates that the received data character in the RX Buffer does not have the correct even or odd parity, as selected by the Even Parity Select bit (LCR4) and the Stick Parity bit (LCR5). The PE bit is reset to a 0 when the host reads the LSR.

In the FIFO mode, the error indication is associated with the particular character in the it applies to; the PE bit is set to a 1 when this character is loaded into the RX Buffer.

## Bit 1 Overrun Error (OE).

This bit is set to a 1 whenever received data is loaded into the RX Buffer before the host has read the previous data from the RX Buffer. The OE bit is reset to a 0 when the host reads the LSR.

In the FIFO mode, if data continues to fill beyond the trigger level, an overrun condition will occur only if the RX FIFO is full and the next character has been completely received.

#### Bit 0 Receiver Data Ready (DR).

This bit is set to a 1 whenever a complete incoming character has been received and has been transferred into the RX Buffer. The DR bit is reset to a 0 when the host reads the RX Buffer.

In the FIFO mode, the DR bit is set when the number of received data bytes in the RX FIFO equals or exceeds the trigger level specified in FCR0-FCR1.

## 5.2.7 MSR - Modem Status Register (Addr = 6)

The Modem Status Register (MSR) reports current state and change information of the modem. Bits 4-7 supply current state and bits 0-3 supply change information. The change bits are set to a 1 whenever a control input from the modem changes state from the last MSR read by the host. Bits 0-3 are reset to 0 when the host reads the MSR or upon reset.

Whenever bits 0, 1, 2, or 3 are set to a 1, a Modem Status Interrupt (IIR0-IIR3 = 0) is generated.

## Bit 7 Data Carrier Detect (DCD).

This bit indicates the logic state of the DCD# (RLSD#) output. If Loopback is selected (MCR4 = 1), this bit reflects the state of the Out2 bit in the MCR (MCR3).

## Bit 6 Ring Indicator (RI).

This bit indicates the logic state of the RI# output. If Loopback is selected (MCR4 = 1), this bit reflects the state of the Out1 bit in the MCR (MCR2).

#### Bit 5 Data Set Ready (DSR).

This bit indicates the logic state of the DSR# output. If Loopback is selected (MCR4 = 1), this bit reflects the state of the DTR bit in the MCR (MCR0).

#### Bit 4 Clear to Send (CTS).

This bit indicates the logic state of the CTS# output. If Loopback is selected (MCR4 = 1), this bit reflects the state of the RTS bit in the MCR (MCR1).

## Bit 3 Delta Data Carrier Detect (DDCD).

This bit is set to a 1 when the DCD bit changes state since the MSR was last read by the host.

## Bit 2 Trailing Edge of Ring Indicator (TERI).

This bit is set to a 1 when the RI bit changes from a 1 to a 0 state since the MSR was last read by the host.

#### Bit 1 Delta Data Set Ready (DDSR).

This bit is set to a 1 when the DSR bit has changed since the MSR was last read by the host.

### Bit 0 Delta Clear to Send (DCTS).

This bit is set to a 1 when the CTS bit has changed since the MSR was last read by the host.

## 5.2.8 RBR - RX Buffer (Receiver Buffer Register) (Addr = 0, DLAB = 0)

The RX Buffer (RBR) is a read-only register at location 0 (with DLAB = 0). Bit 0 is the least significant bit of the data, and is the first bit received.

## 5.2.9 THR - TX Buffer (Transmitter Holding Register) (Addr = 0, DLAB = 0)

The TX Buffer (THR) is a write-only register at address 0 when DLAB = 0. Bit 0 is the least significant bit and the first bit sent.

## 5.2.10 Divisor Registers (Addr = 0 and 1, DLAB = 1)

The Divisor Latch LS (least significant byte) and Divisor Latch MS (most significant byte) are two read-write registers at locations 0 and 1 when DLAB = 1, respectively.

The baud rate is selected by loading each divisor latch with the appropriate hex value.

Programmable values corresponding to the desired baud rate are listed in Table 5-3.

## 5.2.11 SCR - Scratch Register (Addr = 7)

The Scratchpad Register is a read-write register at location 7. This register is not used by the modem and can be used by the host for temporary storage.

Divisor Lat	ch (Hex)		
MS	LS	Divisor (Decimal)	Baud Rate
06	00	1536	75
04	17	1047	110
03	00	768	150
01	80	384	300
00	C0	192	600
00	60	96	1200
00	30	48	2400
00	18	24	4800
00	0C	12	9600
00	06	6	19200
00	04	4	28800
00	03	3	38400
00	02	2	57600
00	01	1	115200
00	00	NA	230400

## Table 5-3. Programmable Baud Rates

## 5.3 Receiver FIFO Interrupt Operation

## 5.3.1 Receiver Data Available Interrupt

When the FIFO mode is enabled (FCR0 = 1) and receiver interrupt (RX Data Available) is enabled (IER0 = 1), receiver interrupt operation is as follows:

- 1. The Receiver Data Available Flag (LSR0) is set as soon as a received data character is available in the RX FIFO. LSR0 is cleared when the RX FIFO is empty.
- The Receiver Data Available interrupt code (IIR0-IIR4 = 4h) is set whenever the number of received data bytes in the RX FIFO reaches the trigger level specified by FCR6-FCR7 bits; it is cleared whenever the number of received data bytes in the RX FIFO drops below the trigger level specified by FCR6-FCR7 bits.
- 3. The HINT interrupt is asserted whenever the number of received data bytes in the RX FIFO reaches the trigger level specified by FCR6-FCR7 bits. HINT interrupt is de-asserted when the number of received data bytes in the RX FIFO drops below the trigger level specified by FCR6-FCR7 bits.

## 5.3.2 Receiver Character Timeout Interrupts

When the FIFO mode is enabled (FCR0 = 1) and receiver interrupt (Receiver Data Available) is enabled (IER0 = 1), receiver character timeout interrupt operation is as follows:

1. A Receiver character timeout interrupt code (IIR0-IIR3 = Ch) is set if at least one received character is in the RX FIFO, the most recent received serial character was longer than four continuous character times ago (if 2 stop bits are specified, the second stop bit is included in this time period), and the most recent host read of the RX FIFO was longer than four continuous character times ago.

## 5.4 Transmitter FIFO Interrupt Operation

## 5.4.1 Transmitter Empty Interrupt

When the FIFO mode is enabled (FCR0 = 1) and transmitter interrupt (TX Buffer Empty) is enabled (IER0 = 1), transmitter interrupt operation is as follows:

- 1. The TX Buffer Empty interrupt code (IIR0-IIR3 = 2h) will occur when the TX Buffer is empty; it is cleared when the TX Buffer is written to (1 to 16 characters) or the IIR is read.
- The TX Buffer Empty indications will be delayed 1 character time minus the last stop bit time whenever the following
  occur: THRE = 1 and there have not been at least two bytes at the same time in the TX FIFO Buffer since the last setting
  of THRE was set. The first transmitter interrupt after setting FCR0 will be immediate.

NOTES

CONEXANT<sup>®</sup> What's next in communications technologies Further Information literature@conexant.com (800) 854-8099 (North America) (949) 483-6996 (International) Printed in USA

 World Headquarters

 Conexant Systems, Inc.

 4311 Jamboree Road

 Newport Beach, CA

 92660-3007

 Phone:
 (949) 483-4600

 Fax 1:
 (949) 483-4078

 Fax 2:
 (949) 483-431

Americas

U.S. Northwest/ Pacific Northwest – Santa Clara Phone: (408) 249-9696 Fax: (408) 249-7113

U.S. Southwest – Los Angeles Phone: (805) 376-0559 Fax: (805) 376-8180

U.S. Southwest – Orange County Phone: (949) 483-9119 Fax: (949) 483-9090

U.S. Southwest – San Diego Phone: (858) 713-3374 Fax: (858) 713-4001

U.S. North Central – Illinois Phone: (630) 773-3454 Fax: (630) 773-3907

U.S. South Central – Texas Phone: (972) 733-0723 Fax: (972) 407-0639

U.S. Northeast – Massachusetts Phone: (978) 367-3200 Fax: (978) 256-6868

U.S. Southeast – North Carolina Phone: (919) 858-9110 Fax: (919) 858-8669

U.S. Southeast – Florida/ South America Phone: (727) 799-8406 Fax: (727) 799-8306

U.S. Mid-Atlantic – Pennsylvania Phone: (215) 244-6784 Fax: (215) 244-9292

**Canada – Ontario** Phone: (613) 271-2358 Fax: (613) 271-2359

**Europe** 

EuropeCentral – GermanyPhone:+49 89 829-1320Fax:+49 89 834-2734

**Europe North – England** Phone: +44 1344 486444 Fax: +44 1344 486555

**Europe – Israel/Greece** Phone: +972 9 9524000 Fax: +972 9 9573732

Europe South – France Phone: +33 1 41 44 36 51 Fax: +33 1 41 44 36 90

Europe Mediterranean – Italy Phone: +39 02 93179911 Fax: +39 02 93179913

Europe – Sweden Phone: +46 (0) 8 5091 4319 Fax: +46 (0) 8 590 041 10

Europe – Finland Phone: +358 (0) 9 85 666 435 Fax: +358 (0) 9 85 666 220

#### Asia – Pacific

 Taiwan

 Phone:
 (886-2) 2-720-0282

 Fax:
 (886-2) 2-757-6760

Australia Phone: (61-2) 9869 4088 Fax: (61-2) 9869 4077

**China – Central** Phone: 86-21-6361-2515 Fax: 86-21-6361-2516

**China – South** Phone: (852) 2 827-0181 Fax: (852) 2 827-6488

**China – South (Satellite)** Phone: (86) 755-5182495

**China – North** Phone: (86-10) 8529-9777 Fax: (86-10) 8529-9778

India Phone: (91-11) 692-4789 Fax: (91-11) 692-4712

Korea Phone: (82-2) 565-2880 Fax: (82-2) 565-1440

Korea (Satellite) Phone: (82-53) 745-2880 Fax: (82-53) 745-1440

Singapore Phone: (65) 737 7355 Fax: (65) 737 9077

Japan Phone: (81-3) 5371 1520 Fax: (81-3) 5371 1501

www.conexant.com