

#### VFD CONTROLLER/DRIVER

#### **DESCRIPTION**

SC16315S is a Vacuum Fluorescent Display (VFD) Controller driven on a 1/4 to 1/8 duty factor. It has eight segment output lines, 4 grid output lines, 4 segment/grid output drive lines, one display memory, control circuit, key scan circuit, those above are all incorporated into a single chip to build a highly reliable peripheral device for a single chip micro computer. Serial data is fed to SC16315S via a three-line serial interface. It is housed in a 28-pin, SOP Package.

# SOP-28-375-1.27

# **FEATURES**

- \* CMOS Technology
- \* Low Power Consumption
- \* Key Scanning (8 x 2 matrix)
- \* Multiple Display Modes: (8 Segments, 8 Digits to 12 Segments,
- 4 Digits)
- \* 8-Step Dimming Circuitry
- \* Serial Interface for Clock, Data Input, Data Output, Strobe Pins
- \* No External Resistors Needed for Driver Outputs
- \* Available in 28-pin, SOP Package

#### **ORDERING INFORMATIONS**


Device	Package
SC16315S	SOP-28-375-1.27

#### **APPLICATIONS**

\* Microcomputer peripheral device

#### **BLOCK DIAGRAM**

www.DataSheet4U.com





# ABSOLUTE MAXIMUM RATING (unless otherwise stated, Tamb=25°C, GND=0V)

Characteristic	Symbol	Value	Unit
Logic Supply Voltage	VDD	-0.5 ~ +7	V
Driver Supply Voltage	VEE	VDD + 0.5 ~ VDD - 40	V
Logic Input Voltage	Vı	-0.5 ~ VDD + 0.5	V
VFD Driver Output Voltage	Vo	VEE - 0.5 ~ VDD + 0.5	V
VFD Driver Output Current	lovfd	-40(Grid) -15(Segment)	mA

# RECOMMENDED OPERATING RANGE (Unless otherwise stated, Tamb=-20 ~ 70 °C, GND=0V)

Characteristic	Symbol	Min.	Тур.	Max.	Unit
Logic Supply Voltage	VDD	4.5	5	5.5	V
High-Level Input Voltage	ViH	0.7 VDD		VDD	V
Low-Level Input Voltage	VIL	0		0.3V <sub>DD</sub>	V
Driver Supply Voltage	VEE	V <sub>DD</sub> -35		0	V

#### **ELECTRICAL CHARACTERISTICS**

(Unless otherwise stated, Tamb=25 °C, VDD =5V, GND=0V, VEE=VDD-35V)

Characteristic	Symbol	Test conditions	Min.	Тур.	Max.	Unit
Low -Level Output Voltage	VOLDOUT	DOUT, IOLDOUT =4mA			0.4	V
High-Level Output Current	IOHGR	VO=VDD-2V, GR1 to GR4, SG9/GR8 to SG12/GR5	-15	1	-	mA
High-Level Output Current	lonsg	VO=VDD-2V, SG1/KS1 to SG8/KS8	-3	1	-	mA
High-Level Input Voltage	ViH		0.7V <sub>DD</sub>	1	-	>
Low-Level Input Voltage	VIL			1	0.3Vdd	>
Oscillation Frequency	fosc	R=100ΚΩ	350	500	650	kHz
Input Current	lı	VI=VDD or Vss		1	±1	μΑ
Dynamic Current Consumption	IDDdyn	Under no load, display off			5	mA

www.DataS

# **ELECTRICAL CHARACTERISTICS**

(Unless otherwise stated, Tamb=25 °C, VDD =3.3V, GND=0V, VEE=VDD-35V)

Characteristic	Symbol	Test conditions	Min.	Тур.	Max.	Unit
Low -Level Output Voltage	Voldout	DOUT, IOLDOUT =4mA	1	1	0.4	V
High-Level Output Current	IOHGR VO=VDD-2V, GR1 to GR4, SG9/GR8 to SG12/GR5		-6		1	mA
High-Level Output Current	Iohsg	VO=V <sub>DD</sub> -2V, SG1/KS1 to SG8/KS8	-1.5			mA

(To be continued)

REV:1.2 2004.03.01



# (Continued)

Characteristic	Symbol	Test conditions	Min.	Тур.	Max.	Unit
High-Level Input Voltage	VIH		0.7 Vdd		VDD	٧
Low-Level Input Voltage	VIL		Vss	-	0.3V <sub>DD</sub>	V
Oscillation Frequency	fosc	R=100ΚΩ	350	500	650	kHz
Input Current	lı	VI=VDD or Vss	1	-	±1	μΑ
Dynamic Current Consumption	IDDdyn	Under no load, display off	1	-	3	mA

# **PIN DESCRIPTION**

Pin No.	Pin Name	Description
1	CLK	Clock input pin. This pin reads serial data at the rising edge and outputs data at the falling edge.
2	STB	Serial interface strobe pin. The data input after the STB has fallen is processed as a command. When this pin is "HIGH", CLK is ignored.
3, 4	K1 to K2	Key data input pins. At the end of the display cycle, the data sent to these pins are latched.
5, 25	Vss	Logic ground pin
6, 24	VDD	Logic power supply
7~14	SG1/KS1 to SG8/KS8	High voltage segment output pins also acts as the key source.
15	VEE	Pull down level.
16~19	SG9/GR8 to SG12/GR5	High voltage segment/Grid output pins.
20~23	GR4 to GR1	High voltage Gird output pins
Sheet4U <del>26</del> 6m	osc	Oscillator input pin. Determining the oscillation frequency by a resistor which is connected to this pin and GND (VSS).
27	DOUT	Data output pin (N-channel, open drain) this pin outputs serial data at the falling edge of the shift clock (starting from the lower bit).
28	DIN	Data input pin. This pin inputs serial data at the rising edge of the shift clock (starting from the lower bits).

www.DataS



#### **FUNCTIONAL DESCRIPTION**

#### **Commands**

Commands determine the display mode and status of SC16315S. A command is the first byte (b0 to b7) inputted to SC16315S via the DIN Pin after STB Pin has changed from "HIGH" to "LOW" State. For some reason, if STB Pin is set to "HIGH" while data or commands are being transmitted, the serial communication is initialized, and the data/commands being transmitted are considered invalid.

#### **COMMAND1: Display mode setting commands**

SC16315S provides 4 display mode settings as shown in the diagram below: As stated earlier a command is the first one byte (b0 to b7) transmitted to SC16315S via the DIN Pin when STB is "LOW". However, for these commands, the bits 5 to 6 (b4 to b5) are ignored, bits 7 & 8 (b6 to b7) are given a value of "0".

The Display Mode Setting Commands determine the number of segments and grids to be used (1/4 to 1/8 duty, 12 to 8 segments). The display will be forcibly turned off and the key scanning will stop when these commands are executed. In order to resume display, a display command "ON" must be executed. If the same mode setting is selected, no command execution is take place, therefore, nothing happens.

When Power is turned "ON", the 8-digit, 8-segment mode is selected.

MSB LSB 0 0 b3 b2 b1 b0 Display mode settings Don't 0000: 4 digits, 12 segments relevant 0011: 5 digits, 11 segments 0100: 6 digits, 10 segments 0101: 7 digits, 9 segments 0110: 8 digits, 8 segments

Figure 3: display mode settings


www.DataSheet4U.com

#### **COMMAND 2: Data setting commands**

The Data Setting Commands executes the Data Write or Data Read Modes for SC16315S. The Data Setting Command, the bits 5 and 6 (b4, b5) are ignored, bit 7 (b6) is given the value of "1" while bit 8 (b7) is given the value of "0". Please refer to the diagram below.

When power is turned ON, the bit 4 to bit 1 (b3 to b0) are given the value of "0".

REV:1.2 2004.03.01



## **COMMAND 3: Address setting commands**


Address Setting Commands are used to set the address of the display memory. The address is considered valid if it has a value of "00H" to "1DH". The data is ignored until a valid address is set if the address is set to 1EH or higher. When power is turned ON, the address is set at "00H".

Please refer to the diagram below.

#### **COMMAND 4: Display control commands**

Www.DataSheet4U.com The Display Control Commands are used to turn ON or OFF a display. It also used to set the pulse width. Please refer to the diagram below. When the power is turned ON, a 1/16 pulse width is selected and the displayed is turned OFF (the key scanning is stopped).

Figure 6: display control settings



HANGZHOU SILAN MICROELECTRONICS CO.,LTD

REV:1.2 2004.03.01

Http: www.silan.com.cn Page 5 of 13




#### Display mode and RAM address

Data transmitted from an external device to SC16315S via the serial interface are stored in the Display RAM and are assigned addresses. The RAM Addresses of SC16315S are given below in 8 bits unit.

Figure 7:SC16315S RAM address

SG1	SG4	SG5	SG8	S	G9	(	SG1	2	
001	Н		01H			02H			DGT1
031	Н		04H			05H			DGT2
061	Н		07H			H80			DGT3
091	Н		0AH			0BH			DGT4
121	Н		13H			14H			DGT5
151	Н		16H			17H			DGT6
181	Н		19H			1AH			DGT7
1BI	Н		1CH			1DH			DGT8

Figure 8: SC16315S written RAM data bytes



Note: X=don't care

# Key matrix & Key-input data storage ram

The key matrix is made up of 8x 2 arrays as shown below:

www.DataSheet4U.com

Each data entered by each key is stored as follows. They are read by a READ Command, starting from the last significant bit. When the most significant bit of the data (SG1, b0) has been read, the least significant bit of the next data (SG8, b7) is read.

Figure 10: SC16315S key input data storage

	K1K2	1K2	K1 K2 K	K1 K2
	SG4/KS4	SG3/KS3	SG2/KS2	SG1/KS1
D. F.	*	*	*	*
Reading sequence	SG8/KS8	SG7/KS7	SG6/KS6	SG5/KS5
	h6 h7	h4 h5	h2 h3	b0 b1

Note: \*=These sections are not relevant but are needed to read the transmission clock.



#### **KEY SCANNING AND DISPLAY TIMING**


The Key Scanning and display timing diagram is given below. One cycle of key scanning consists of 2 frames. The data of the 8 x 2 matrix is stored in the RAM.

Figure 11: SC16315S scanning & display timing diagram


# **SERIAL COMMUNICATION FORMAT**

The following diagram shows the SC16315S serial communication format. The DOUT Pin is an N- channel, open-drain output pin; therefore, it is highly recommended that an external pull-up resistor (1 K $\Omega$  to 10 K $\Omega$ ) must be connected to DOUT.

Figure 12: SC16315S serial communication format



### Transmission (data read)



Where: twait (waiting time)  $\geq 1 \mu s$ .


It must be noted that when the data is read, the waiting time ( $t_{wait}$ ) between the rising of the eighth clock that has set the command and the falling of the first clock that has read the data is greater or equal to  $1\mu s$ .



# SWITCHING CHARACTERISTIC WAVEFORM

SC16315S switching characteristics waveform is given below.

Figure 13: SC16315S switching characteristic waveform



Where: PW CLK(clock pulse width)≥400ns t setup(data setup time) ≥100ns

www.DataSheet4U.contCLK-STB (clock-strobe time)  $\geq 1 \mu s$ 

ttzH2 (grid rise time)  $\leq$ 0.5 $\mu$ s(at VDD=5V)

ttzH2 (grid rise time) ≤1.0µs(at VDD=3.3V) ttzH1 (segment rise time) ≤2.0µs(at VDD=5V)

ttzH1 (segment rise time) ≤3.0µs(at VDD=3.3V)

PW STB(strobe pulse width) ≥1μs
thold (data hold time) ≥100ns
tTHZ (fall time)≤150μs
tPZL (propagation delay time)≤100ns
tPLZ (propagation delay time) ≤400ns
fosc=oscillation frequency

REV:1.2 2004.03.01



#### **APPLICATIONS**

Display memory is updated by incrementing addresses. Please refer to the following diagram.





where: Command1: display mode setting command


Command2: data setting command
Command3: address setting command

Data 1 to n: transfers display data (24 bytes max.)

Command4: display control command

The following diagram shows the waveforms when updating specific addresses.

Figure 15: address update.



www.DataSheet4U.com

Where: Command 2— data setting command


Command 3— address setting command

Data— display data



# RECOMMENDED SOFTWARE FLOWCHART

Figure 17: recommended software flowchart




www.DataSheet4U.com

- Note: 1. Command 1: Display Mode Commands
  - 2. Command 2: Data Setting Commands
  - 3. Command 3: Address Setting Commands
  - 4. Command 4: Display Control Commands
  - 5. When IC power is applied for the first time, the contents of the Display RAM are not defined; thus, it is strongly suggested that the contents of the Display RAM must be cleared during the initial setting.

REV:1.2 2004.03.01




# **TYPICAL APPLICATION CIRCUIT**



www.DataSheet4U.com



#### **PACKAGE OUTLINE**





# HANDLING MOS DEVICES:

Electrostatic charges can exist in many things. All of our MOS devices are internally protected against electrostatic discharge but they can be damaged if the following precautions are not taken:

- Persons at a work bench should be earthed via a wrist strap.
- Equipment cases should be earthed.
- All tools used during assembly, including soldering tools and solder baths, must be earthed.
- MOS devices should be packed for dispatch in antistatic/conductive containers.