PRELIMINARY

# STERRA SEMICONDUCTOR

# SC11077/SC11087/SC11088/SC11198 9600 bps Facsimile Modem DSPs

# **FEATURES**

- Low Power
  - Single supply +5V + 10% 130mw (typical) operating
  - 50mw (typical) standby.
- □ Fax Modes
- V.29, V.27ter, V.21 Channel 2
- □ Voice Mode (SC11087)
  - 10-12 bit linear
    - 8 bit µ-Law
  - 9.6, 8, 7.3, 4.8, ksps options
- HDLC Flag Detection
- DTE Interface
  - Parallel PC bus
    - RS232C CCITT V.24 serial
- Controller Interface
  - Dual port RAM
  - R96MD register compatible

# **GENERAL DESCRIPTION**

The SC11077 series products are low power facsimile modem Digital Signal Processors designed for use with Sierra's SC11086, SC11092, SC11094, and SC11196 family of Fax Modem Analog Processors (FMAP).

Together, the two-chip sets comprise a complete modem data pump supporting CC1TT facsimile standards up to 9600 bit/s. All models support group 3, V.21 channel 2,

# **BLOCK DIAGRAM**

 Synchronous, Asynchronous DTE Interface • Parallel PC bus RS232C CCITT V.24 serial Serial FMAP interface Equalizer Automatic adaptive receive equalize Selectable fixed compromise □ Small Size PLCC or PQFP packages □ DTMF detect □ 200 ns Instruction cycle time 256 x 8 RAM Internal ROM program

Data Modes (SC11088 only)

V.22bis, V.22, V.23, V.21

• Bell 103, 212A, 202

Caller I.D. support

V.27 ter & V.29 standards. In addition the SC11198 supports groups 1 & 2 modes and provides a Rockwell R96MD register compatible interface. The SC11077/87 features voice mail modes including simultaneous voice transmission & DTMF tone detection and optional µ-LAW compression. The SC11088, in conjunction with SC11092 or SC11094, comprises a complete synchronous 9600 bit/s facsimile mo-



C11077/SC11087/SC11088/SC11198



dem and 2400 bit/s data modem supporting synchronous and also asynchronous full duplex V.21, V.22, V.22bis, V.23, Bell 103, Bell 212, 212A, and half duplex V.26ter CCITT recommendations. The set includes DTMF tone detection,



Figure 1.

Rev 0.9

# SC11077/SC11087/SC11088/SC11198

. .

# GENERAL DESCRIPTION (continued)

programmable transmit level, HDLC flag detection, ring input and elimination of external op amp for dial up line applications. The data pump is fully tested and is guaranteed for one year. The SC11086 & SC11198 chipset can be used with Sierra's SK0611 and other chipsets to build a complete intelligent Fax and Data modem compatible with EIA 2388 class 2 specifications. A special four chip kit, SQ0196, is offered for this application. Firmware and application software are available.

# DATA PUMP KIT COMBINATIONS

The following tables indicate valid combinations of FMAP and FDSP.

FMAP SC11086 SC11092 SC11094	someros	FDSP							
FMAP	SC11198	SC11087	SC11088	SC11077					
SC11086	SK8698	SK8687	• <u>C</u> iectable fe	allel PC bu <del>p</del>					
SC11092	44 POI P <del>UT</del> P PACICAI	P padogen	SK9288	SK9277					
SC11094	NC HA		SK9488	SK9477					
SC11196	SK9698	-	D 2H x 8 RAM						

# **General Kit Features**

Ball	KIT	SK8698	SK9698	SK8687	SK9288	SK9277	SK9488	SK9477
17	CODE	AAB	AAC	AAA	AAB	a to I y	AAB	AAC
G3		1	1	1	1	1	1	1
G1, 2	mbota mob :	2400 Bar	1	ububai teb	one linni soio	l south 1	IAMED more	nalog Proc
Supply	Voltage	±5V	±5V	±5V	±5V	+5V	+5V	+5V
Power C	Consumption	400	400	400/250	400/50	400/50	400/40	400/40
V.27, V.	27ta, V.29	1	1	1	1	1	1	1
V.21, 22	, 22bis, 23	A BATC R	boloni -	in elimienet	1	1	1	1
Bell 103	, 202, 212A				1	1	1	1
DTMF d	letect	1	1	1	1	1	1	1
Voice M	fail Mode			1	1	1		1
µ-Law (	Conversion	3.4.1.T		1		1	-+ CX8	1
Voice Sa	ample Rate	- 9600	9600	9600 4800	9600	9600 8000 4800	9600	9600 8000 7300 4800
Ring De	etect 🖌	1	1	1	1	1	1	
Caller I.	.D.	5. 543		1		1	1	

Features may vary depending on Mask ROM revisions. Check with your local Sierra representative for currently available options. Custom ROM Masks can be supplied for special applications.

	PIN N	UMBER		ANL PLOC
	SC11077CV SC11087CV SC11088CV SC11198CV	SC11077CQ SC11087CQ SC11088CQ SC11198CQ	P HERE	
PIN NAME	PLCC	PQFP	TYPE	DESCRIPTION
CABS1	20	14	LA	Cable Select 1
CABS2	19	13	IA	Cable Select 2
CSIB	5	43	LA	Register Bank 1 Chip Select
CSOB	3	41	LA	Register Bank 0 Chip Select
CTSB	22	16	0	Clear-to-Send
D7-D0	31–38	25-32	I/O A	8 Bit Data Bus
DCLK	26	20	0	Data Clock
IRQB	2	40	0	Interrupt Request
MCLK	14	8	0	Clock Output (9.8304 mhz)
OSCCLK	11	5	0	Oscillator Output (19.6608 mhz)
PORIB	29	23	B	Power-on-Reset Input
POROB	30	24	I/OB	Power-on-Reset Input/Output
RD	43	37	IA	Read Enable
RLSDB	21	15	0	Received Line Signal Detector
RS3-RS0	39-42	33-36	IA	Register Select Lines
RTSB	17	11	LA	Request-to-Send
RXCLK	28	22	LA	Receiver Clock
RXD	25	19	0	Receiver Data
RXDIN	18	12	LA	Receiver Data Input
RXSTB	16	10	LA	Receiver Strobe
SCLK	. 8	2	LA	Serial Input Clock
SD	9	3	0	Serial Data Output
SI	6	44	LA	Serial Data Input
STEN	7	1	LA	Serial Input Enable
SOEN	10	4	0	Serial Output Enable
TXCLK	27	21	LA	Transmitter clock
TXD	23	17	LA	Transmitter Data
TXSTB	15	9	LA	Transmitter Strobe
V <sub>DD</sub>	44	8	PWR	+5 Volt Supply
V <sub>SS</sub>	24	18	PWR	Ground
VSSP	4	42	PWR	Ground
WRB	1	39	LA	Enable
XTAL	12	6	X	Crystal Output (19.6608 MHz)
XTAL	13	7	X	Crystal Input (19.6608 MHz)

NOTE 1: See table on page 11, "Digital Interface Characteristics" NOTE 2: I = Input, O = Output

. .



# FUNCTIONAL DESCRIPTION

The Fax Modem DSP (FMDSP) processor is a DSP engine for Fax Modem applications. It is designed to do all signal processing tasks for a Fax Modem except the sample rate processing for the group 3 receiver, which is done in the FaxMAP front end chip. Since this is a half duplex modem, the maximum computation load is presented by symbol processing for the V.29 receiver, combined with simultaneoustone generation. This includes the following routines which are completed in one V.29 symbol period of 416 ms:

- Equalizer
- Carrier Tracker
- Slicer
- Differential Decoder
- Grey to Binary Converter
- Descrambler
- Sync Recovery PLL
- Tone Generator

Other functions which are handled, but not in the critical path are:

- Group 1 Transmitter and Receiver
- Group 2 Transmitter and Receiver

- V.21 Transmitter and Receiver
   Tone Generators (Including DTMF)
- Tone Detector

# Processor Architecture Overview

The FMDSP processor is a 16-bit processor dedicated to the FAX Modem DSP functions. Designed with RISC philosophy, its instructions are mostly single word and execute in a single clock cycle. The processor uses a two stage pipeline, fetch and execute. Therefore, all branch instructions take two clock cycles to execute. Delay Jump Instructions are included to achieve single cycle branch as most RISC processors do.

The FMDSP processor utilizes the so-called Harvard achitecture similar to TMS320. The Data memory space of 512 words total is completely on chip, while the program space of 64K words can be either on chip or off chip. The program memory is read only. A TMS320like TLBR instruction is provided to load coefficient table from program space into on chip RAMs. The FMDSP is organized around one 16 bit data bus and one 9 bit address bus. Except for four hardware registers, all processor resources are addressable Data Memory locations. All I/O are also memory mapped.

Special hardware is incorporated on chip to achieve high throughput in critical DSP functions. The most notable is the 16 by 16 hardware multiplier that can do a 2's complement multiplication in 63 ns. An 8 bit accumulator together with the 16 bit ALU combine to perform the 24 bit accumulation of multiply results which is 32 bits wide with lower 7 bits discarded. There is also a 6 bit loop counter used by the RPT and RPT2 instructions to perform loops with zero overhead. Saturation arithmetic is supported by the ALU.

The FMDSP is supplied as a preprogrammed ASIC product with features as outlined on page 2. The functions provided by these versions are described in the following pages.

# Transmitter Tonal Signaling and Carrier Frequencies

### **T.30 Tonal Signaling Frequencies**

Function	Freq. (Hz) (±0.01%)
Calling Tone (CNG)	1100
Answer Tone (CED)	2100
Group 2 Identification (C12)	1850
Group 2 Command (GC2)	2100
Group 2 Confirmation (CFR2, MCF2)	1650
Line Conditioning Signal (LCS)	1100
End of Message (EOM)	1100
Procedure Interrupt (PIS)	462
Group 1 White Black	1500 2400

# Signaling and Data Rates

Specification

V.29

V.29

V.27ter

V.27ter

V.26

V.22bis

V.23

V.22

V 21

Bell 103

Bell 212A

**Baud Rate** 

(Symbols/Sec.)

2400

2400

1600

1200

1200

600

1200/75

600

300

300

600

# Equalizers

The data pump provides the following equalization functions which can be used to improve performance when operating over poor lines:

Cable Equalizers—Selectable compromise cable equalizers are provided to optimize performance over different lengths of non-loaded cable of 0.4 mm diameter.

Automatic Adaptive Equalizer—An automatic adaptive equalizer is provided in the receiver circuit for V.27 and V.29 configurations. The equalizer is configured as a T/2 equalizer with 32 taps.

# **Transmitted Data Spectrum**

The transmitter spectrum is shaped by the following raised cosine filter functions:

- 1. 1200 Baud. Square root of 90 percent.
- 2. 1600 Baud. Square root of 50 percent.
- 3. 2400 Baud. Square root of 20 percent.

The out-of-band transmitter power limitations meet those specified by Part 68 of the FCC's rules, and typically exceed the requirements of foreign telephone regulatory bodies.

# Scrambler/Descrambler

The modem incorporates a self-synchronizing scrambler/descrambler. This facility is in accordance with either V.27 ter or V.29 depending on the selected configuration.

Data Rate

(bit/s)

(±0.01%)

9600

7200

4800

2400

2400

2400

1200/75

1200

300

300

1200

Symbol

Points

16

8

8

4

4

16

N/A

4

N/A

N/A

4

Bits per

Baud

4

3

3

2

2

4

1

2

1

1

2

# Received Signal Frequency Tolerance

The receiver circuit of the modem can adapt to received carrier frequency error of up to  $\pm$  10 Hz with less than a 0.2 dB degradation in BER performance. However, the symbol rate must be within 0.01% for proper operation. Group 2 carrier recovery capture range is 2100  $\pm$ 30 Hz. The Group 2 receiver operates properly when the carrier is varied by  $\pm$  16 Hz at a 0.1 Hz per second rate.

## **Tone Detection**

Three tone detectors are active in the FSK or tone receive mode. Tone detectors are active in the Group 2 transmit mode. The frequencies for the detectors are programmable through the RAM access. Refer to the Rockwell Application Note (Order No. 668) for the procedures. Be aware that the sampling rate in the Group 2 mode is 10368 s/s; therefore, use 10368 instead of 9600 to calculate the coefficients for Group 2 tone detectors in those equations. SC11077/SC11087/SC11088/SC11198

**Carrier Frequencies** 

Function	Freq. (Hz) (±0.01%)
T.3 Carrier (Group 2)	2100
V.27 ter Carrier	1800
V.29 Carrier	1700

#### **Tone Generation**

Under control of the host processor, the modem can generate voice band tones up to 4800 Hz with a resolution of 0.15 Hz and an accuracy of 0.01%. Tones over 3400 Hz are attenuated.

# **Tone Detection**

In the 300 bit/s FSK receive configuration, the presence of tones at preset frequencies is indicated by bits in the interface memory.

# **Data Encoding**

The modem data encoding conforms to CCITT reccommendations V.29 and V.27 ter.

# **HDLC Flag Detection**

In Group 3 or FSK receive mode, HDLC flag sequence can be detected by enabling the FDEN bit in the interface memory. In Group 3 mode, the hardware 1850/1650 Hz detector is enabled and monitored to determine the presence of flag sequence. In FSK mode, the firmware monitors the received data to decide the flag detection.

# **Voice Mode Application**

When the modem is configured in the voice mode, the 10(12) bit data are read/written through the interface register 0:1 (MSBs) and 0:0 (LSBs). The data are sampled at 9600, 8000, 7300 or 4800 samples per second as set in the modem chip configuration register.

In the transmit mode, only the 10(12) MSBs are written to the 10(12) bit D/A. In the receive mode, the 6(4) LSBs are filled with zeroes. During voice transmissions, the DTMF receiver is also activated. This allows the host to terminate voice transmission once a DTMF tone is detected.

To use the voice capability, the host processor first sets the DSP to voice mode by writing 82H to register (0:4) and setting SETUP bit (0:E:3) to one. This also enables the DTMF receive function in SC11087. (The SC11198 cannot simultaneously detect DTMF tones while transmitting voice.)

The MDA0 (0:E:0) bit (Modem Data Available) is set by the DSP when it is ready for the host processor to read or write data is YSM and YSL. After the processor has read or written 16 bit data to these RAM locations, it resets MDA0 to "0". In transmit mode the most significant 12 bits of YSM and YSL will be written to the DAC for transmission. In the receive mode, the 12 bit ADC output is written to YSM & YSL and the 4 LSB's are filled with "0".

### **Receive Timing**

In the receive state, the FDSP provides a Data Clock (DCLK) output in the form of a square wave. The low to high transitions of this output coincide with the center of the received data bits. The timing recovery circuit is capable of tracking a  $\pm 0.01\%$  frequency error in the associated transmit timing source. DCLK duty cycle is 50%  $\pm 1\%$ .

# **Transmit Level**

The transmitter output level defaults to +5 dBm  $\pm 1$  dB at power on. When using the default transmit level and driving a 600 ohm load, the TXA output requires a 600 ohm series resistor to provide -1 dBm  $\pm 1$ dB to the load. The output level can be programmed over a 10 dB range by performing a RAM write operation. The transmit can also be programmed over a 16dB range (1dB/ step) through the interface memory.

### Transmit Timing

In the transmit state, the FDSP provides a Data Clock (DCLK) output with the following characteristics:

 Frequency. Selected data rate of 9600, 7200, 4800, 2400, or 300 Hz (±0.01%). In Group 2 and Group 1,DCLK tracks an external 10368 Hz clock. If the external clock input (XCLK) is grounded the Group 1 and Group 2 DCLK is 10372.7 Hz ±0.01% and group 1.

### 2. Duty Cycle. $50 \pm 1\%$

TransmitData (TXD) must be stable during the 1 microsecond period immediately preceding and the 1 microsecond period immediately following the rising edge of DCLK.

SETUP



## Turn-On Sequence

A total of ten selectable turn-on sequences can be generated by the modem, as defined in Table 1.

# Turn-Off Sequence

For V.27 ter, the turn-off sequence consists of approximately 10 ms of remaining data and scrambled ones at 1200 baud or approximately 7 ms of data and scrambled ones at 1600 baud followed by a 20 ms period of no transmitted energy. For V.29, the turn-off sequence consists of approximately 5 ms of remaining data and scrambled ones followed by a 20 ms period of no transmitted energy. In V.21 the transmitter turns off within 7 ms after RTS goes false. In Group 2 and Group 1 the transmitter turns off within 200 µs after RTS goes false.

# Clamping

The following clamps are provided with the modem:

1. Received Data (RXD). RXD is clamped to a constant mark (1) whenever RSLD is off.

- Received Line Signal Detector (RSLD). RSLD is clamped off (squelched) during the time when RTS is on.
- Extended Squelch. Optionally, <u>RSLD</u> remains clamped off for 130 ms after the turn-off sequence

# Response Times of Clear-to-Send (CTS)

The time between the off-to-on transition of  $\overline{\text{RTS}}$  and the off-to-on transition of  $\overline{\text{CTS}}$  is dictated by the length of the training sequence. Response time is 253 ms for V.29, 708 ms for V.27 ter at 4800 bit/s, and 943 ms for V.27 ter at 2400 bit/s. In V.21  $\overline{\text{CTS}}$  turns on in 14 ms or less. In Group 2  $\overline{\text{CTS}}$  turns on in 400 µs or less.

The time between the on-to-off transition of  $\overline{\text{RTS}}$  and the on-to-off transition of  $\overline{\text{CTS}}$  in the data state is a maximum of 2 baud times for all configurations.

# Received Line Signal Detector (RLSD)

For either V.27 ter or V.29, RSLD turns on at the end of the training sequence. If training is not detected at the receiver, the  $\overline{\text{RSLD}}$  off-to-on response time is  $15 \pm 10$  ms. The  $\overline{\text{RSLD}}$  on-to-off response time for V.27 is  $10 \pm 5$  ms and for V.29 is  $30 \pm$ 9 ms. Response times are measured with a signal at least 3 dB above the actual RSLD on threshold or at least 5 dB below the actual RSLD off threshold.

The RSLD on-to-off response time ensures that all valid data bits have appeared on RXD.

Two threshold options are provided:

- 1. Greater than -43 dBm (RSLD on) Less than -48 dBm (RSLD off)
- 2. Greater than -47 dBm (RSLD on) Less than -52 dBm (RSLD off)

# NOTE

Performance may be at a reduced level when the received signal is less than -43 dBm.

A minimum hysteresis action of 2 dB exists between the actual offto-on and on-to-off transition levels. The threshold levels and hysteresis action are measured with an unmodulated 2100 Hz tone applied to the receiver's audio input (RXA).

Specification V.29 V.27 4800 bit/s V.27 2400 bit/s	RTS-CTS Turn-On Time						
Specification	Echo Protector Tone Disabled	Echo Protector Tone Enabled					
V.29	253 ms	438 ms					
V.27 4800 bit/s	708 ms	913 ms					
V.27 2400 bit/s	943 ms	1148 ms					
V.21 300 bit/s	≤ 14 ms	≤ 14 ms					
Group 2	≤ 400 µs	≤ 400 µs					

Table 1. Turn-On Sequences

performing high speed data trans far on the PSTN with the sental dat port selected as the input and ou put point for data terminal equip ment (DTE).



control (CS, Read and WRITE) and neuropy (RQ) signals for impl neuropy a parallel interface con satishe with an 8088 microproce for or Sierra ASIC SCI 1011 sen controller family.

The ductoprocessor interface allows a host miccoprocessor to change moden configuration, read or write channel data as well as diagnostic data and supervise modem opera-

# MODES OF OPERATION

The DSP operates in either a serial or a parallel mode.

# Serial Mode

The serial mode uses standard V.24 (RS-232-C compatible) signals to transfer channel data.

# Parallel Mode

The data pump can transfer channel data eight bits at a time via the microprocessor bus.

# **Mode Selection**

Selection of either the serial or parallel mode of operation is by means of a control bit. To enable the parallel mode, the control bit must be set to 1. The modem automatically defaults to the serial mode at poweron. In either mode the modem is configured by the host processor via the microprocessor bus.

# INTERFACE CHARACTERISTICS

The modem interface comprises both hardware and software circuits.

# Hardware Circuits

Signal names and descriptions of the hardware circuits, including the microprocessor interface, are listed i the Modem Hardware Circuits table; the table column titled Type' refers to designations found in the Digital or Analog Interface Characteristics.

# Microprocessor Interface

Sixteen hardware circuits provide address (RS<sub>0</sub>–RS<sub>3</sub>), data (D<sub>0</sub>–D<sub>7</sub>), control ( $\overline{CS}$ , Read and  $\overline{WRITE}$ ) and interrupt ( $\overline{IRQ}$ ) signals for implementing a parallel interface compatible with an 8088 microprocessor or Sierra ASIC SC11011 series controller family.

The microprocessor interface allows a host microprocessor to change modem configuration, read or write channel data as well as diagnostic data, and supervise modem operation by means of software strappable control bits and modem status bits. The significance of the control and status bits and methods of data interchange are discussed in the Software Circuits section.

# V.24 Interface

Seven hardware circuits provide timing, data and control signals for implementing a serial interface compatible with CCITT Recommendation V.24. These signals interface directly with circuits using TTL logic levels (0, +5 volt). These TTL levels are suitable for driving the short wire lengths or printed circuitry normally found within stand-alone modem enclosures or equipment cabinets.

In applications where the modem is operated in parallel data mode only (i.e., where the V.24 signals are unused), all V.24 pins may remain unterminated.

# **Cable Equalizers**

Modems may be connected by direct wiring, such as leased telephone cable or through the public switched telephone network, by means of a data access arrangement. In either case, the modem analog signal is carried by copper wire cabling for at least some part of its route. The cable characteristics shape the passband response so that the lower frequencies of the passband (300 Hz to 1700 Hz) are attenuated less than the higher frequencies (1700 Hz to 3300 Hz). The longer the cable the more pronounced the effect.

To minimize the impact of this undesired passband shaping, a compromise equalizer with more attenuation at lower frequencies than

# Cable Equalizer Selection

CABS2	CABS1	Length of 0.4 mm Dia. Cable
0	0	0.0
0	1	1.8 km
1	0	3.6 km
1	1	7.2 km

at higher frequencies can be placed in series with the analog signal. The modem includes three such equalizers designed to compensate for cable distortion.

#### Overhead

Except for the power-on-reset signal POR, the overhead signals are dc power or ground points. When the modem is initially energized a signal called Power-On-Reset (POR) causes the modem to assume a valid operational state. Approximately 10 ms after the low to high transition of POR, the modem is ready for normal use. The POR sequence is reinitiated aytime the + 5V supply drops below + 3.5V for more than 30 ms, or an external device drives pin 29 low for at least 3 µs. When an external low input is applied to pin 29, the modem is ready for normal use approximately 10 ms after the low input is removed. In all cases, the POR sequence requires from 50 ms to 350 ms to complete. The POR sequence leaves the modem configured as follows:

- V.29/9600 bit/s
- T/2 equalizer
- Serial mode
- Training enabled
- · Echo protector tone enabled
- No extended squelch
- · Higher receive threshold
- Interrupts disabled
- RAM Access S = 00
- RAM Access B = 22
- Eye pattern disabled
- Transmit signal is summed with AUX input before sending to TXA
- Transmit level control with OdB attenuation
- HDLC flag detection disabled
- Receive input control normal

This configuration is suitable for performing high speed data transfer on the PSTN with the serial data port selected as the input and output point for data terminal equipment (DTE).

Name	Туре	PLCC Pin No.	Description
A. OVERHE	AD:	· /	
Ground	GND	4,24	Power Supply Return
+ 5 volts	PWR	44	+ 5 volt supply
POR	I/OB	29	Power-on-reset
B. MICROP	ROCESSO	R INTERFA	CE:
D <sub>7</sub>	I/OA	31	
D <sub>6</sub>	I/OA	32	
Ds	I/OA	33	
D4	I/OA	34	
D <sub>3</sub>	I/OA	35	Data Bus (8 bits)
D <sub>2</sub>	I/OA	36	MOM MIM
D <sub>1</sub>	I/OA	37	80
Do	I/OA	38	
RS3	IA	42	2
RS <sub>2</sub>	LA	41	Register Select (4 bits)
RS <sub>1</sub>	IA	40	Select Reg. 0 – F
RS <sub>0</sub>	LA	39	
<del>CS0</del>	LA	3	Chip Select Sample Rate Register
CS1	LA	5	Chip Select Baud Rate Register
READ	LA	43	Read Enable
WRITE	LA	1	Write Enable
ĪRQ	OB	2	Interrupt Request
C. V.24 INT	ERFACE:	MIN JA	CHARACTURISTIC STREET
DCLK	oc	26	Data Clock
RTS	IB	17	Request-to-Send
CTS	oc	22	Clear-to-Send
TXD .	IB	23	Transmitter Data
RXD	oc	25	Receiver Data
RSLD	oc	21	Received Line Signal Detector
D. CABLE	QUALIZE	R:	Write data hold three
CABS1	IB	20	Cable Select 1
CABS2	IB	19	Cable Select 2

# Software Signals

The FDSP contains 32 registers to which an external (host) microprocessor has access. Although these registers are within the DSP, they may be addressed as part of the host processor's memory space. The host may read data out of or write data into these registers. The registers are referred to as interface memory. Registers update at the modem samplerate (9600 bit/s) in the transmit mode and at the selected baud rate in the receive mode. In Group 2 FSK configuration they update at the sample rate of 10368/9600 Hz.

When information in these registers is being discussed, the format Y:Z:Q is used. The chip includes two blocks of 16 registers. The block is specified by Y (0 or 1), the register by Z (0-F), and the bit by Q (0-7, 0 =LSB). A bit is considered to be "on" when set to a 1.

### Status/Control Bits

Modem operation is affected by a number of software control inputs. These inputs are written into registers within the interface memory via. the host microprocessor bus. Modem operation is monitored by various software flags that are read from interface memory via the host microprocessor bus. All status and control bits are defined on the Interface Memory table. Bits designated by a '—' are reserved for modem use only and must not be changed by the host.

Any one of the registers may be read or written on any host read or write cycle, but all eight bits of that register are affected. In order to read a single bit or group of bits in a register, the host processor must mask out unwanted data. When writing a single bit or group of bits in a register the host processor must perform a read-write-modify operation. That is, the entire register is read, the necessary bits are set or reset in the accumulator of the host, then the original unmodified bits are written back into the register of the interface memory.

# SC11077/SC11087/SC11088/SC11198



\*Duty Cycle Must Be Within 40-60%

tHSI

toso

# MICROPROCESSOR INTERFACE TIMING DIAGRAM

SI Hold time after SCLK falling

SO Valid after SCLK rising



# CRITICAL TIMING REQUIREMENTS

50

				1
CHARACTERISTIC	SYMBOL	MIN	MAX	UNITS
CSi, RSi setup time prior to Read or Write	tos	30	20	ns
Data Access time after Read	t <sub>DA</sub>	M-	140	ns
Data hold time after Read	t <sub>DH</sub>	10	50	ns
<i>CSi,</i> RSi hold time after Read or Write	tан	10	90 2 <del>0</del>	ns
Write data setup time	twos	75	9 <del>0</del>	ns
Write data hold time	tWDH	10	U. <del>T.</del> 12T	ns
Write strobe pulse width	twR	75	07	ns

ns

ns

100

ABSOLUTE MAXIMUM RATINGS	RAM Access Codes	et to a one bit 055 (RAMWS)
V <sub>CC</sub> Supply Voltage		+6 V
Input Voltage	NODE FUNCTION	-0.6 V to $V_{CC}$ + 0.6V
Storage Temperature Range	1 Received Signal Sampics	-65 to +150°C
Lead Temperature (Soldering, 10 sec)	2 Demodulator Output	300°C
Operating Temperature Range	3 Low Pass Filter Output	0 to 20°C

# DC ELECTRICAL CHARACTERISTICS (T<sub>A</sub> = 0 to 70°C, V<sub>CC</sub> = +5 V ± 10%)

PARAMETER	DESCRIPTION	MIN	TYP	MAX	UNITS
V <sub>cc</sub>	Positive Supply Voltage	4.5	5.0	5.5	v
Icc	Nominal Operating Current @ V <sub>CC</sub> = 5.5V	8 Tono 2 F	40	90	mA
LCC .	Power Down mode (SC11077/87/88 Only)	9 Tone 21	12	25	mA
FCLK	Crystal Clock Frequency	19.589	19.6608	19.6627	MHz

# **DIGITAL INTERFACE CHARACTERISTICS (DC)**

Symbol	Parameter	Units	LA	IB	IC	ID	IE	OA	OB	oc	I/OA	I/OB
VIH	Input High Voltage	v	2.0min	3.15min	2.0min	2.0min	3.15min		is or	891 105	2.0min	2.0min
VIL	Input Low Voltage	v	0.8max	1.35max	0.8max	1.35max	0		data	mobom	0.8max	0.8max
VOH	Output High Voltage	v	22	high	· section	p3 bets	Ro	H	3.65min <sup>1</sup>	3.65min <sup>1</sup>	2.4min <sup>1</sup>	2.4min <sup>3</sup>
VOL	Output Low Voltage	v		91	S-Indo	A Boylas		0.4max2	0.85max2	0.85max2	0.4max2	0.4max2
Гон	Output High Current	mA							-0.1	-0.1	5 C-2-1	41.01 4
LOL	Output Low Current	mA						1.6	1.6	1.6	id LAC	the M
PU	Short Circuit Pullup Current	μΑ	00		-240max	A noits	-240max -100min	-240max -100min	e tite level	ITLion	6 01 A9	-240max -100min
	Circuit Type	NA.	TTL	CMOS	TTL with Pullup	TTL Sch.Trig.	CMOS with Pullup	OPEN- DRAIN with Pullup	CMOS	CMOS 3-state	TTL Trans- ceiver	OPEN- DRAIN with Pullup

NOTE 1:  $I_{LOAD} = -100 \text{ mA}$ NOTE 2:  $I_{LOAD} = 1.6 \text{ mA}$ 

NOTE 3: 1 LOAD = -40 mA

NOTE 4: V<sub>CC</sub> = 5V ± 10%

# **RAM Data Access**

The user can access much of the data stored in the modem's memories. This data is a useful tool in performing certain diagnostic functions.

The modem contains 128 words of random access memory (RAM). Each word is 32-bits wide. Because the modem is optimized for performing complex arithmetic, the RAM words are frequently used for storing complex numbers. Therefore, each word is organized into a real part (16 bits) and an imaginary part (16-bits) that can be accessed independently. The portion of the word that normally holds the real value is referred to as XRAM. The portion that normally holds the imaginary value is referred to as YRAM. The entire contents of XRAM and YRAM may be read by the host processor via the microprocessor interface.

The interface memory acts as an intermediary during these host to signal processor RAM data exchanges. The RAM address to be read from or written to is determined by the contents of register 0:F (RAM ACCESS S) or 1:F (RAM

ACCESS B). The RAM Access Codes table lists access codes for storage in registers 0:F or 1:F and the corresponding diagnostic functions. Each RAM word transferred to the interface memory is 32 bits long.

These bits are written into interface memory registers 0:3, 0:2, 0:1 and 0:0, or 1:3, 1:2, 1:1 and 1:0, in that order. Registers 3 and 2 contain the most and least significant bytes of XRAMdata, respectively, while registers 1 and 0 contain the most and least significant bytes of YRAM data respectively. SC11077/SC11087/SC11088/SC11198

When set to a one, bit 0:5:5 (RAMWS) or bit 1:D:0 (RAMWB) causes the modem to suspend transfer of RAM data to the interface memory, and instead, to transfer data from interface memory to RAM in bank 0 or in bank 1, respectively. When writing into the RAM, only 16 bits are transfered, not 32 bits as for a read operation. The 16 bit written in XRAM or YRAM come from registers 1 and 0, with register 1 being the most significant byte. Selection of XRAM or YRAM for the destination is by means of the code stored in the RAM Access B bits of register 1:F for chip 1, or by means of 0:5:4 (RAE) and 0:F (RAM Access S) for chip 0. When bit 1:F:7 or 0:5:4 is set to one, the XRAM is selected. When 1:F:7 or 0:5:4 equals zero, YRAM is selected.

When the host processor reads or writes register 0, the modem data available bit 0:E:0 or 1:E:0 (MDA1) is reset to zero. When the FDSP reads or writes register 0, MDA1 is set to a one. When set to a one by the host, bit 0:E:2 or 1:E:2 (IE1) enables the MDA1 bit to cause an IRQ interrupt when set. While the IRQ line is driven to a TTL low level by the modem, bit 0:E:7 or 1:E:7 (IA1) goes to a one.

## **RAM Access Codes**

The RAM access codes defined in the following table allow the host processor to read diagnostic information within the modem. This information is scaled as shown in the Diagnostic Data Scaling table.

> These bits are written into interface memory registers 0.3, 0.2, 0.1 and 0.0, or 1.3, 1.2, 1:1 and 1:0, in that order. Registers 3 and 2 contain the most and least significant bytes of XRAM data, respectively, while registers 1 and 0 contain the most and least significant bytes of YRAM data respectively.

NODE	FUNCTION	ACCESS	RAE	BLOCK	READ REG. NO
1	Received Signal Samples	40	х	0	2, 3
2	Demodulator Output		tran 0	t water	NAV
3	Low Pass Filter Output	54	х	0	0, 1, 2, 3
4	Average Power	5C	X	0	2, 3
5	AGC Gain	3C	x	0	2, 3
6	Tone 1 Frequency	71	1	0	0, 1
7	Tone 1 Level	72	1	0	0, 1
8	Tone 2 Frequency	71	0	0	0, 1
9	Tone 2 Level	72	0	0	0, 1
10	Output Level	4C	0	0	0, 1
11	Equalizer Input	40	N.A.	1	0, 1, 2, 3
12	Equalizer Tap Coefficients	01-20	N.A.	1	0, 1, 2, 3
13	Unrotated Equalizer Output	61	N.A.	1	0, 1, 2, :
14	Rotated Equalizer Output (Received Point—Eye Pattern)	22	N.A.	ng 1 kovi ng stov	0, 1, 2, 3
15	Decision Points (Ideal)	62	N.A.	1	0, 1, 2, 3
16	Error Vector	63	N.A.	1	0, 1, 2, 3
17	Rotation Angle	00	N.A.	1 100	0, 1
18	Frequency Correction	A8	N.A.	1	2, 3
19	Eye Quality Monitor (EQM)	AB	N.A.	1	2, 3

RAE = X is don't care since this location should only be read from, and not written to, by the host. N.A. is not applicable since RAE is not used in bank one.

NAV = Not Available

In Group 2 receive mode the modern does the training internally. It does not require the extensive interaction from the external processor.

maginary value is referred to as YRAM. The entire contents of KRAM and YRAM may be read by the host processor via the microprocessor interface.

The interface memory acts as an methodiary during these host to signal processor RAM data exthinges. The RAM address to be read from or written to is determined by the contents of register 0.F (RAM ACCESS S) or 1:F (RAM The modem contains 128 words of random access memory (RAM), Each word is 32-bits wide. Because the modem is optimized for performing complex arithmetic, the RAM words are frequently used for storing complex numbers. Therefore, each word is organized into a real part (16 bits) and an imaginary part (16-bits) that can be accessed



Node	Parameter/Scaling		
5	AGC Gain (16 bits, unsigned)	A second second for second	
NaC I INSVIAC	Range: $0FCO_{16}$ to $7FFF_{16}$ for LRTH = 0 (-43 dBm Threshold) $064O_{16}$ to $7FFF_{16}$ for LRTH = 1 (-47 dBm Threshold) AGC Gain in dB = $50 - \frac{(AGC Gain Word)_{16}}{40_{16}} \times 0.098$		
6.8	Tone 1 and 2 Frequency (16 bits unsigned)		
0,0	Tone I and I Hequency (10 bits, disigned)		
ALL N	N = 6.8267 (Frequency in Hz) Convert N to hexadecimal then store in RAM.		
7,9	Tone 1 and Tone 2 Level	V.289800	POINT
	Calculate the power of each tone independently by using the equation for Ou with M=16337. Convert these numbers to hexadecimal then store in RAM. T configuration is the result of both tone 1 power and tone 2 power.	utput Number given Total power transmit	at node 10 ted in tone
10	Output Level (16 bits, unsigned)	Configuration	M
	Output Number = M [10 <sup>96/20</sup> ] Po = output power in dBm with series 600 ohm resistor into 600 ohm load. Convert Output Number to hexadecimal and store in RAM. M varies depending on configuration. The output level can only be changed after RTS is active.	V.29/9600 V.29/7200 V.27/4800 V.27/2400 FSK, Group 1 Group 2	17408 26880 16640 16640 16337 30976
12	Equalizer Taps (32 bits, complex, twos complement) Node 12 is not a single point but is acutally a set of RAM locations containing coefficients. In V.29 configuration, access codes 01 through 20 hexadecimal r taps. In V.27 configuration, access codes 01 through 20 hexadecimal represent equalizer for V.27 is not as long as the equalizer for V.29.	g adaptive equalizer epresent 32 complex nt all 32 complex tap:	tap center 5, since th
	The equalizer tap access codes can be useful for restoring modem operation a without requesting a training sequence from the transmitter. Since the equal complex numbers they require two write operations per tap, one for the real part. When writing the real part, the access codes 01 through 20 must be cha writing the imaginary part, or when reading the complex number, the access correct.	after loss of equalizat izer tap coefficients a part and one for the nged to 81 through A codes 01 through 20	ion are imaginary 0. When are
	Registers 1:1 and 1:0 hold the most and least significant bytes, respectively, o operation.	f the 16 bits during a	write
	The equalizer has 48 taps in V.29 mode and is T/2 spaced only. The 32 cente diagnostic purposes. In V.27 mode the equalizere has 32 taps and all taps can	er taps can be read ou n be read out.	t for

•

SC11077/SC11087/SC11088/SC11198



Rit				Surres of the				
	7	6	5	4	3	2	1	0
Perister	· ·				9	-		
F	PDM		1	I RA	MACCESS	S		1
E	IAO		1 -	I - I	SETUP	IEO	_	MDAO
D	-	-	-	_	_	-	_	-
C		-	-			-	_	-
В	(3) (1) - (1) (3)		-		<del></del> .v	-		-
A	10015	10002		1	<u>en</u> V	-		
9	DL*	RDL*	AL*	ERDC*	ORG*	ST	TTI*	SYNC
8	DTR*	DSR*	RXMARK*	DATA/FAX*	_	-	GTS*	GTE*
7	DISS*	LL.	WSI*	WSO*	RSD*	SSD*	SPI*	SPO*
6	—	-	-	_		_	—	-
5	RTS	TDIS	RAMWS	RAE	EPT	SQEXT	=	LRTH
4		CON	FIGURATION	Sec. Sec. Sec. Sec. Sec. Sec. Sec. Sec.		Sec. Sec.		de la
3		RAM	DATA XSM; F	REQM			A	1
2		RAM	DATA XSL; F	REQL			The second	<u></u>
1	000460	RAM	DATA YSM					<u></u>
0	•	RAM	DATA YSL; T	RANSCEIVER	DATA	and the	1. A. A. A.	132
Register								
/ /	7	6	5	4	3	2	1	0
/ /								
Bit — = Reserve	rd (modem use	e only) * 1	1088 only	C81 a -	Constant Sectors Sectors Sectors	t two courts	ngie (16 bi) ngie in dege	Residen Relation A
Bit — = Reserve	d (modem us	e only) * 1	1088 only	<ul> <li>a 180</li> <li>b frequency er</li> <li>v (acd) a</li> </ul>	enn ent) ophe version (0000s non plemen ngle caused 1 (1 3 32.5 Hz Correction 1	e, twice extrap end = (freeton t of solution a , representing	ngie (16 bil ngie in dog Correction componen 00,, to 0600,	Resultan Receiven Repeiring Repeiring
Bit — = Reserve	rd (modem use	e only) * 1	1088 only	e 160 og trequescy et Voc6) a x 820	ene en0 oge Wend) complemen ngle caused 1 correction 1 1000(a	e, toine coury page = <u>final co</u> Cité bite, prese t of cotation e n Hz = <u>Greo</u>	ngie (16 bi) ngle in degr Correction componen 00 <sub>6</sub> to 0400, Correction 1	Receion 7 Receion A Repetent Repetent Frequency
Bit — = Reserve	d (modem us	e only) * 1	1088 only		eneral ogle Wend) (0000s ngle caused 1 373 Fla Correction I 1000s 20 of the and opproximate	s, texts coury page = <sup>1000</sup> (16 bits, press t of cotation s t of cotation s in Hz = <sup>10</sup> (16 bits, GOM (16 bits, Stabilizes in	ngie (16 bil ngle in degr Correction component component (00,, to 0400, 00,, to 0400, 00, to 040	Receion 7 Receion A Represent Repres
Bit — = Reserve	d (modem use	e only) * 1	1088 only	<ul> <li>a 180</li> <li>b 180</li> <li>c 180</li> <lic< td=""><td>enerni) enerni) enerni complemen ngle caused i 1 37.5 Hz Correction I 2000ja ensigned) epproximatel</td><td>s, toine courty and a triate in the bits, toing the courtes a response mitty Stabilizes in</td><td>ngie (16 bil ngle in degr Correction componen 00, to 0800, Correction i Sitend squ pplication.</td><td>Renation ( Renation A Renger R Renger R Frequency Equals the particular</td></lic<></ul>	enerni) enerni) enerni complemen ngle caused i 1 37.5 Hz Correction I 2000ja ensigned) epproximatel	s, toine courty and a triate in the bits, toing the courtes a response mitty Stabilizes in	ngie (16 bil ngle in degr Correction componen 00, to 0800, Correction i Sitend squ pplication.	Renation ( Renation A Renger R Renger R Frequency Equals the particular
Bit — = Reserve	d (modem use	e only) * 1	1088 only	<ul> <li>I I I I I</li> <li>I I I I I I</li> <li>I I I I I I</li> <li>I I I I I</li> <li>I I I I I</li> <li>I I I I I</li></ul>	ene ent) orge verseo) complemen high caused i 1 375 Hz Correction i 2000µ boot fae ant opproximant	e, twice extrap end a <sup>trianen</sup> of othe, twice of cotation e n Hz = <u>Oreg</u> Stabilizes in	ngie (16 bi ngie in deg Correction 00,, to 0600, W Monitor, Bitened aqu opplication	Receitor Receitor Receitor Receitor Receitor Frequency Eye Quali Perfocular
Bit — = Reserve	d (modem use	e only) * 1	1088 only		ene en0 oge Wend) (0000e estaplemen 1 373 Hz Correction I 1000(e og of the end og of the end	s, texts coury and a <sup>1000</sup> Cit bits, need t of cotation a n Hz = <u>Oreg</u> Stabilizes in	ingle in degr ingle in degr Correction componist Correction On, to 0400, Differed aqu phonitor, Correction	Receiton 7 Receiton A Represent Represent Frequency Epre Quali particular particular
Bit — = Reserve	d (modem use	e only) * 1	1088 only		eneral oge viced complemen tigle caused i 37.5 Hz Correction I so of the arro opproximatel	s inves source source investor and a source of a not s	ingle in degr ingle in degr Correction 00, to 0400, Ditend aqui pplbotion.	Renation ( Renation A Renger R Renger R Frequency Equals the particular
Bit — = Reserve	d (modem use	e only) * 1	1088 only	Vend) 4 × 84	ene enti orge verseoù complemen hoje caused i 1 375 Hz Correction i 1000u bo of the anti opproatmant	sau a source and a transformer of obta, mean of obta, mean of obta, mean n Hz a transformer Stabilizes in successing	ingle in deg ingle in deg Correction 00., to 0600, W Monitor, Bitered aqui opplication	Receitor Receitor Receitor Receitor Receitor Frequency Eye Quali perfocier
Bit — = Reserve	d (modem use	e only) * 1	1088 only		ere enti organ Meand) (0000), et 375 Hz Correction I (0000), tensigned) (0000), tensigned)	state course and a <sup>100</sup> 101 bits, neve 101 cotation a 101 cotation a 112 - <sup>10</sup> 100 mine coting 100 mine bits 100 mine bits 100 mine bits 100 mine bits	angle in degr Correction Correction Correction 00, to 0400, Ditend aqu phonolon, Ditend aqu	Receitor Receitor Requered Represent Represent Represent Require the particular particular
Bit — = Reserve	d (modem use	e only) * 1	1088 only		ene enti orgen versend) (02001e econopicement ingle caused i Correction I tectolo anatigmed) orgenoatimatel	s trice course and a trick of the bits, press to rotation a n Hz = 1022 Stabilizes in Stabilizes in a spannog	ingle in degr Correction Correction 00e to 0400, Ditend aqui vpplication, a	Receitori Receit
Bit — = Reserve	d (modem use	e only) * 1	1088 only		ene enti orgen versenti complemen tigle caused 1 1 373 Hz Correction 1 Se of the anti ansigned the anti production the anti-	state and and a state	ingle in degr rigle in degr Correction 00, to 0400, Bitened aqui opplication. 0	Receitori Receitori Frequency Range R Frequency Europe R Egusta the particular
Bit — = Reserve	d (modem use	e only) * 1	1088 only		eneral opervision complement trongle caused t 1 375 Hz Correction t 2000u biologic correction t coppositioned correction t correction c correction c	a terra course and a transition of blue, terran to d solation a miller a (Preg miller a (Preg Miller a transition Stabilizes in Stabilizes in a secontrast	ingle in deg Correction Correction 1 00., to 0600, Presented Risered aqui application	Receitori Receitori Receitori Receitori Receitori Receitori perfocular for Quali
Bit — = Reserve	d (modem use	e only) * 1	1088 only		eren ernit orgen verkendt uttoren utto	state course and a theorem and a theorem and a states a and a states a a state a a states a a s	ingle in degr Correction Correction Correction Correction W Manihos, I Silterned aqui Silterned aqui opplication	Receitors Receitors A Represents Represents Represents Prequency Preductors P

.

\$

1 - 111

Bit Register	7	. 6	5	4	3	2	POSM 1 A TAG MA	0
F			F	RAM ACCESS	B			
E	IA1	EYE/TX	=	TXI	TX0	IE1	AUDIO	MDA1
D	_	-	_	OHRC*	ALC1*	ALCO	FRT	RAMWB
С	RXO	SETUP2	FDEN	TL3	TL2	TL1	TLO	-
В	FR3	FR2	FR1	-	110 -	020_	-	-
A	COLA	COL3	COL2	COL1	ROW4	ROW3	ROW2	ROW1
9	-	-			-	-	-	-
8	0 + 0	1 2 - 2	2 - 1	-	18 -	_	-	-
7	85 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	PNDET	FLAG	RINGIN		-	=	CDET
6	-	-	_	-	-	-	-	-
5	_	FED	_	-	-	-	-	PD*
4	MUEN**	RDREN**	8 <u>-</u> ) *	-	=	P2DET	CTSP	=
3	2 <sup>2</sup> 2 <sup>1</sup> 2 <sup>2</sup>	RAMI	DATA XBM	S Steel 2	Date:			
2	air (B) worsee	RAMI	DATA XBL	State Manager				
1		RAMI	DATA YBM	1294	offet			
0		RAMI	DATA YBL	t two conserver o	149			
Register Bit	7	6	5	4	3	2	1	0

# Interface Memory Definitions

•

Mnemonic	Name	Memory Location	Description
None	Transceiver Data	0:0:0-7	In receiver parallel mode, the modem presents eight bits of channel data in register 0:0 for reading by the host microprocessor. After the eight bits have been accumulated in register 0:C, they are transferred to 0:0 and bit 0:E:0 goes to a one. When the host reads 0:0, bit 0:E:0
	CONTIGURATION COOL HED	ON Nichima	resets to a zero. The first bit of received data is not necessarily located in bit 0:0:0. The host must frame the received data by searching for message sync characters. Bit 0.E:0 sets at one eighth the bit rate in parallel data mode rather than at the sample rate (9600 Hz) as it does when reading RAM locations.
			In transmit parallel data mode the host stores data at location 0:0. This action causes bit 0:E:0 to reset to a 0. When the modem transfers the data from 0:0 to 0:2 bit 0:E:0 sets to a 1. The data is serially transmitted from register 0:2 least significant bit first. Received data is shifted into register 0:C fror MSB toward LSB.
None	RAM DATA	0:0:0-7	Least significant byte of 16-bit word y used in reading or writing RAM location in Chip 0 (sample rate device). Shared by parallel data mode for presentinf channel data to the host microprocessor bus. See Transceiver Data and DA0.
None	RAM DATA	0:1:0-7	Most significant byte of 16-bit word y used in reading or writing RAM location in Chip 0 (sample rate device).

# SC11077/SC11087/SC11088/SC11198

1. . . . . . . . .

Mnemonic		Name Memory Location					Des	criptie	on				
None		RAM DATA	0:2:0-7	Least significant byte of 16-bit word x used in reading RAM location in Chip 0 (sample rate device).									
None	IAGM	RAM DATA	0:3:0-7	Most significan in Chip 0 (samp	t byte ple rat	of 16-b e devi	ytew ice).	ordx	used in	n read	ingR	AMlo	cation
	ann prior		0007							1.1.			
None)		FREQL/FREQM	0:2:0-7, 0:3:0-7	by writing a 16 in the interface	-bit da memo	ita wo	ace, a	gene the FI s show	REQL wn bel	and F low.	REQN	d reg	isters
			_	FREQM Regist	er (0:3	)							
			-	Bit:	7	6	5	4	3	2	1	0	7
	1305	-	-	Data Word	215	214	213	212	211	210	29	28	1
			-	ERECT Resister	12	-	-	-	1-	-	-	-	
	101		-	FREQL Register	(0:2)			7				_	-
	-	r   crise	9 13 9	Bit:	7	6	5	4	3	2	1	0	
			Data Word:	27	26	25	24	23	2 <sup>2</sup>	2 <sup>1</sup>	2 <sup>0</sup>	1	
			The frequency follows:	numb	er (N)	deter	mine	s the f	reque	ncy (F	) as	_	
				F = (0.146486) (	N) Hz	± 0.0	1%.						
		<u>.</u>	8	Hexadecimal fr generated tone Frequ	requer s are g tency	(Hz)	imber below FF	s (FRI : REQM	EQM, 1 I	FREQ	L) for	com	monly
		bi	+ Rever	087777 only	462			0C		52			
								1D		55			
				1100									
					1100 1650			2C		00			
					1650 1850 2100			2C 31 38		00 55 00			
None	f channel Aiter the	Configuration	0:4:0-7	The host proces into the config SETUP.)	1100 1650 1850 2100 ssor co uratio	onfigu n regi	res th ster in	2C 31 38 e moc the in	lem by nterfae	00 55 00 y writ	ing a c mory	contro space	ol code . (See
None	Formal Sciences Sciences Sciences Sciences Sciences Sciences	Configuration	0:4:0-7	The host proces into the config SETUP.) Control codes a applications ar	1100 1650 1850 2100 ssor couratio	onfigu n regi e 19 av or full	res th ster in vailabl duple	2C 31 38 e moo the in e con x data	lem by nterfac figura a trans	00 55 00 y writ ce me tions	ing a c mory (12 fo on) ar	contro space r facs re:	ol code e. (See imile
None	A the channed A the che spirate che spirate che v located ching for t saite in	Configuration	0:4:0-7	The host proces into the config SETUP.) Control codes applications ar CONFIGU	for the for the RATIO	onfigu n regi e 19 av or full ON	ures th ster in vailabl duple	2C 31 38 e moc the in e con x data	dem by nterfac figura a trans CONFI	00 55 00 y writ ce me smissie IGUR DE (H	ing a ( mory (12 fo on) ar ATIC IEX)	contro space r facs re: DN	ol code e. (See imile
None	F dinanal Aliev the Basismod Bir 015.0 V focuted Citing for Citing for as it does	Configuration	0:4:0-7	The host process into the configs SETUP.) Control codes st applications ar CONFIGUT A. Facsimil 1. V.29 (96	for the ad 7 for RATIO	on figu n regi e 19 av or full ON olicatio	vers the ster in vailable duple	2C 31 38 e mod the in the con x data	dem by nterfac figura a trans CONFI	00 55 00 y writ ce me smissie IGUR DE (F	ing a c mory (12 fo on) ar ATIC HEX)	contro space r facs re: DN	ol code . (See imile
None	A diama A tier the starts to the to the for the for th	Configuration	0:4:0-7	The host process into the confign SETUP.) Control codes st applications ar CONFIGUT A. Facsimil 1. V.29 (96 2. V.29f (7. 3. V.27 (48)	1100 1650 1850 2100 ssor co uratio for the d 7 fo RATIO e App 00) 200) 00)	on figu n regi e 19 av or full ON olicatio	ures th ster in duple ons	2C 31 38 e moc the in the in x data	dem by nterfac figura a trans CONFI CO	00 55 00 y writ ce me tions smission IGUR DE (F 14 12 0A	ing a ( mory (12 fo on) ar ATIC IEX)	r facs e: DN	ol code . (See imile
None	Alter the Alter the strates strates trates trates to 1 does the strates the strates	Configuration	0:4:0-7	The host proces into the config SETUP.) Control codes applications ar CONFIGUT A. Facsimil 1. V.29 (96 2. V.29f (7 3. V.27 (48 4. V.27f (2	1100 1650 1850 2100 ssor co uratio for the d 7 fo RATIC e App 00) 200) 200) 400)	onfigu n regi e 19 av or full ON olicatio	res th ster in ailabl duple ons	2C 31 38 e moo the in e con x data	lem by nterfac figura a trans CONFI	00 55 00 y writ ce me smissie IGUR DE (H 14 12 0A 09	(12 fo on) ar ATIC IEX)	contro space r facs re: DN	ol code e. (See imile
None	e channel A ther the Spir 0:5.0 Spir 0:50 as ir does as ir does solory the states the	Configuration	0:4:0-7	The host proces into the config SETUP.) Control codes 1 applications ar CONFIGUT A. Facsimil 1. V.29 (96 2. V.29f (7 3. V.27 (48 4. V.27f (2 5. V.21 FA	1100 1650 1850 2100 ssor couratio for the d 7 fo RATIO e App 00) 200) 000 400) X	onfigu n regi e 19 av or full ON olicatio	res th ster in ailabl duple ons	2C 31 38 e moc t the in the in x data	dem by nterfac figura a trans CONFI CO	00 55 00 y writ ce me smissie IGUR DE (H 14 12 0A 09 20	(12 fo on) ar ATIC IEX)	contra space r facs re:	ol code . (See imile
None	F channel A the the start the Set 0 E.0 Set of the set is shown in a set of the set of the set of t	Configuration	0:4:0-7	The host process into the configs SETUP.) Control codes st applications ar CONFIGUT A. Facsimil 1. V.29 (96 2. V.29f (7 3. V.27 (48 4. V.27f (2 5. V.21 FA 6. Group 2	1100 1650 1850 2100 ssor couratio for the d 7 for RATIO e App 00) 200) 000 400) X 2	onfigu n regi e 19 av or full ON Olicatio	res th ster in vailabl duple ons	2C 31 38 e moo t the in x data	dem by nterfac figura a trans CONFI CO	00 55 00 y writ ce me tions smissie IGUR DE (F 14 12 0A 09 20 40	(12 fo on) ar ATIC IEX)	contro space r facs e: DN	ol code . (See imile
None	f dhannel Alter the spiratrod spiratrod spiratro an traces an traces network manumi- traces the shifted	Configuration	0:4:0-7	The host process into the configs SETUP.) Control codes st applications ar CONFIGUT A. Facsimil 1. V.29 (96 2. V.29f (7 3. V.27 (48 4. V.27f (2 5. V.21 FA 6. Group 2 7. Group 1	1100 1650 1850 2100 ssor couratio for the d 7 for <b>RATIO</b> <b>e App</b> 00) 200) 000) 400) X 2 1 (1)	onfigu n regi e 19 av or full ON olicatio	res th ster in vailabl duple ons	2C 31 38 e moo t the in the con x data	dem by nterfac figura a trans CONFI CO	00 55 00 y writ ce me tions smissi IGUR DE (F 14 12 0A 09 20 40 41	(12 fo on) ar ATIC IEX)	contro space r facs re: DN	ol code . (See imile
None	F channel Atter the spir 0:50 spir 0:50 shing for h spir in an it does h spir in hansmab h shufted h shufted	Configuration	0:4:0-7	The host process into the configs SETUP.) Control codes st applications ar CONFIGUI A. Facsimil 1. V.29 (96 2. V.29f (7 3. V.27 (48 4. V.27f (2 5. V.21 FA 6. Group 2 7. Group 1 8. Group 1 9. Group 1	1100 1650 1850 2100 ssor couratio for the d 7 for <b>RATIO</b> <b>e App</b> 000 2000 4000 X 2 1 (1) 1 (2) 1 (2)	onfigu n regi e 19 av or full ON olicatio	res th ster in vailabl duple ons	2C 31 38 e moo the in the in x data	lem by nterfac figura a trans CONFI CO	00 55 00 y writ ce me tions smissie IGUR DE (F 14 12 0A 09 20 40 41 42 22	(12 for on) ar ATIC IEX)	contro space r facs e: DN	ol code . (See imile
None	A there is a channel of a chann	Configuration	0:4:0-7	The host process into the config SETUP.) Control codes st applications ar CONFIGUI A. Facsimil 1. V.29 (96 2. V.29f (7 3. V.27 (48 4. V.27f (2 5. V.21 FA 6. Group 2 7. Group 1 8. Group 1 9. Group 1 9. Group 1	1100 1650 1850 2100 ssor couratio for the d 7 for <b>RATIO</b> <b>e App</b> 000 200	onfigu n regin e 19 av or full ON olicatio	res th ster in vailabl duple ons	2C 31 38 e moo the in the in x data	lem by nterfac figura a trans CONFI CO	00 55 00 y writ ce me tions smissie IGUR DE (F 14 12 0A 09 20 40 41 42 43 80	ing a c mory (12 fo on) ar ATIC HEX)	contro space r facs re:	ol code . (See imile
None	A disertie Altertie statette statet in statet in statet statette stateste s	Configuration	0:4:0-7	The host proces into the config SETUP.) Control codes applications ar CONFIGUT A. Facsimil 1. V.29 (96 2. V.29f (7 3. V.27 (48 4. V.27f (2 5. V.21 FA 6. Group 2 7. Group 1 8. Group 1 9. Group 1 10. Tone m	1100 1650 1850 2100 ssor couratio for the d 7 for <b>RATIC</b> <b>e App</b> 000 200) 200) 400) X 2 1 (1) 1 (2) 1 (3) ode mode	onfigu n regin e 19 av or full ON olicatio	res th ster in duple	2C 31 38 e moo the in the in the con x data	dem by nterfac figura a trans CONFI CO	00 55 00 y writ ce me tions smissis IGUR DE (F 14 12 0A 09 20 40 41 42 43 80 81	ing a c mory (12 fo on) ar ATIC HEX)	contro space r facs r:	ol code . (See imile
None	A diseased A lise the state of state of the state of the	Configuration	0:4:0-7	The host process into the config SETUP.) Control codes applications ar CONFIGUT A. Facsimil 1. V.29 (96 2. V.29f (7 3. V.27 (48 4. V.27f (2 5. V.21 FA 6. Group 2 7. Group 1 8. Group 1 9. Group 1 10. Tone m 11. DTMF n 12. Voice M	1100 1650 1850 2100 ssor co uratio for the d 7 fo RATIC e App 00) 200) 400) X 2 1 (1) 1 (2) 1 (3) ode mode fode	onfigu n regin e 19 av or full ON olicatio	res th ster in duple	2C 31 38 e moo the in the in the cont x data	lem by nterfac figura a trans CONFI CO	00 55 00 y writ ce me: tions smissis IGUR DE (F 14 12 0A 09 20 40 41 42 43 80 81 82	ing a c mory (12 fo on) ar ATIC IEX)	contro space r facs re:	ol code . (See imile

\* .

Anemonic	Name	Memory Location	De	escription
and n	to frequencies and ou put		CONFIGURATION	CONFIGURATION CODE (HEX)
1		the met. By a	B. Data Applications	
		and the second second	1. V.22bis (2400)	20
ests arts		a detection a	2. V.21 (300)	21
biber	a nadov sligisi og illov s	0 and CL VII	3. V.22 (1200)	22
bileve		pid yess live h	4. V.23 (1200)	23
,batas		he Voice Mire	6. Bell 103	25
		/A converten mission.	7. Bell 212	26
		interiore -	CONFIGURATION DEFINIT	TONS (cont'd)
-aimanu		provides full	A. Facsimile Applications	
-030239		É Its operation fenselulation	1. V.29. When a V.29 configur modern operates as specifie	ration has been selected, the ed in CCITT Recommendation V.29.
cepters		d, this mode y he GTSN (and	2. V.27. When a V.27 configure modern operates as specified ter.	ation has been selected, the d in CCIIT Recommendation V.27
noifun 18		evides 1200 b Il duples tran- is: QPSIO.	3. FSK. The modem operates bit/s FSK modem having cl channel 2 modulation syste	as a CCIIT T.30 compatible 300 haracteristics of the CCIIT V.21 m.
ma	ples ary marched to paration complien to	ovides full dy be CTSN. In	4. Group 2. The modern operation modern. This configuration	tes as a CCITT T.3 compatible AM
vilo		danas PSR). Meta the pra	frequency of 2100 Hz is use no carrier. The phase of the reversed after each transitio	and. A black signal is transmitted as a carrier representing white is on through black.
		and which has send a	When in the receive state, the	he modern recovers the carrier of
4100		ed, except the nectification	the remote transmitting mo demodulation of the incom baseband of 3400 Hz to be signal is available on the m	ing signal. This technique allows a recovered. The recovered baseband icroprocessor bus.
-		i is umilar to quescies (mo	The baseband signal is conv ing the received signal leve This number may be chang	verted to black or white by compar- l with a preset threshold number. red by the user.
v na moda, e tesred		at 1915 ye e ome mech: 1915 shoul 14 gaun - 1714 19	Receiver data is presented i samples per second. The u	to the RXD output at a rate of 10368 ser should strobe the data on the
reend to he he		ting the terms and examine	voltage) represents white. represents black.	A logical 0 level (low voltage)
era The	DL must be read to a norse of data mode wi 22bre, V 321	ion of the real return to the OTEs, OTE, C	<ol> <li>Group 1. The modem operation modem. This configuration reception from Group 1 fac method is PSK. The frequent</li> </ol>	ates as a CCITT T.2 compatible PSK permits transmission to and simile apparatus. Modulation ncies are:
			Blac	ck: 2400 Hz
			Whi	ite: 1500 Hz
			The input data is clocked in bandwidth the black pixels where n is selected among ration ordes are 41, 42, or 4	n at a rate of 5184 Hz. To reduce a are extended by n trailing pixels, 1, 2 or 3. The corresponding configu- 3.
			<ol> <li>Tone Mode. In this configure the modem to transmit a to by the user. Two registers contain the frequency code specified in the FREQM re- bits are specified in the FR significant bit represents 0.</li> </ol>	ration, activating signal RTS causes one at a single frequency specified in the host interface memory space a. The most significant bits are gister (0:3). The least significant EQL register (0:2). The least .146486 Hz ± 0.01%. The frequency
			generated is: f = 0.146486 (256 * FREQM	+ FREQL) Hz ± 0.01%.

Mnemonic	Name	Memory Location	Description
N/2CII061/2CII069/2CIII08	CONSTGUERATION CODE (RESS) 21 21 23 23 24 24 25 25 25 26 26 26 26 26 26 26 26 26 26 26 26 26		<ol> <li>DTMF Mode. In this configuration, activating RTS causes the modem to transmit two tones at frequencies and output levels specified by the user. By using the RAM Data Access routines, the user can program the tones and levels. When RTS is deactivated, the tone transmitter is halted and the circuit enters the tone detection mode. The detected results are output to R0, R1, C0 and C1. VTD will go high when a valid tone is detected and will stay high as long as the tone is valid.</li> <li>Voice Mode. When the Voice Mode Configuration is selected, the A/D and the D/A converters are available for voice reception and transmission.</li> <li>Data Modem Applications</li> <li>V.22bis. This mode provides full duplex information transmis- sion over the GTSN. Its operation complies to CCITT recom-</li> </ol>
	GITT Sectorenenderien as horn esticited the TTT Enconcercited affer V	epedited in 0 souligneetton spodhad in O	<ul> <li>mendation V.22bis (modulation scheme: 16 QAM).</li> <li>V.21. When selected, this mode provides 300 bit/s full duplex transmission over the GTSN (modulation scheme: FSK).</li> </ul>
	CITTE 20 congetible 8	peratra as a C svieg charac na epideni.	<ol> <li>V.22. This mode provides 1200 bit/s CCITT recommendation V.22 compatible full duplex transmission over the GTSN (modulation scheme: QPSK).</li> </ol>
	e OCHT T.3 company e lie transmission to an opperetue. A confer	en operaties av guestion pero up 2 facetesie branned A	4. V.23. This mode provides full duplex asymmetrical data transmission over the GTSN. Its operation complies to CCITT V.23 (modulation scheme: F5K).
	r representing white a ugh binds	inter a second of the second o	5. CPM. This mode detects the presence of busy tone, reorder tone and ring tone.
	tem neovan the carr or s partonts e autorett nat. This technique effe red. The neovernet best pressor hits.	an aite to the mo integration of the elacouring el is to be recover a the micropole	6. Bell 103. The operation of this mode is very similar to the CCIIT V.21 standard, except that its carrier frequencies (both high and low band) are different from V.21 (modulation scheme: FSK).
	to black or white by eve a press threabold much	n accomment pailevel with	7. Bell 212. This mode is similar to the CCIIT V.22 but with different carrier frequencies (modulation scheme: QPSK).
DL	Digital Loopback	0:9:7	When configuration bit DL is a one, the modem is manually placed in digital loopback. DL should be set during the data mod DSR and CTS will be at zero. The local modem can then be tested from the far-end by using the terminal equipment at the far-end to transmit a test pattern and examine the looped data. At the far- end modem, all interface circuits behave normally as in the data mode. At the conclusion of the test, DL must be reset to zero. The local modem will then return to the normal data mode with control reverting the DTEs, DTR. (V.22bis, V.22)
Sin and a second	e CCIIT T2 computerio es transmission to an argenetical Modulation COIR D H2 D H2 D H2 D H2 D H2 D H2 D H2 D H2	r betten go og bigston pole finden for bigston for bigston big bigston bigsto bigston bigsto bigston bigsto bigston bi	end modem, all interface circuits behave normally as in the da mode. At the conclusion of the test, DL must be reset to zero. local modem will then return to the normal data mode with control reverting the DTEs, DTR. (V.22bis, V.22)

we modern to transmak a tone at a single beneatery specified by the user. Two registers in the bow basicface meaning are contain the frequency code. The most significant bits are posified in the FREQM register (0.3). The least significant int are specified in the FREQL register (0.2). The least ignificant bit represents 0.165486 Hz ± 0.01%. The inequant

-0.146486 (256 \* FREOM + FREOL) Hz ± 0.1

SC11077/SC11087/SC11088/SC11198

Mnemonio	Name	Memory Location	Description
RDL	Remote Digital Loopback	0:9:6	When configuration bit RDL is a one, it causes the modem to initiate a request for the remote modem to go into digital loopback. (V.22bis, V.22)
AL	Analog Loopback	0:9:5	When configuration bit AL is a one, the modem is placed in (V.54 Loop 3) local analog loopback. In this loop, the transmitter's analog output is coupled to the receiver's analog input at a point near the modem's telephone line interface. An attenuator is introduced into the loop such that the signal level coupled into the receive path is attenuated 14+/-1dB. (V.22bis, V.22, V.21, 103)
ERDL	Enable Respond to Remote Digital Loopback	0:9:4	When configuration bit ERDL is a one, it enables the modem to respond to another modem's remote digital loopback request, thus going into loopback. When 0 no response will be generated.
ORG	Originate/Answer	0:9:3	When configuration bit ORG is a one, it puts the modem in originate mode and when a zero answer mode. (V.22bis, V.22, V.23, V.21, 103)
ST	Self test	0:9:2	When configuration bit ST is a one, self test is activated. ST must be at zero to end the test. It is possible to perform test with or without DTE connected. During any self test do not test asynchro- nous to asynchronous converter circuits in either the transmitter or receiver.
	openy equipment to be to off or 30 merc plus is eaubles	es energians es a store DTB ge as the SSD bit	Error detection is accomplished by monitoring the self test error counter in the RAM. If the counter increments during the self test, an error was made. The counter contents are available in the diagnostic register when the RAM access code 00 is loaded in the diagnostic control register (0:F).
	9 10040, Ene preserve dues 11 103, V.23)	a one in realt (865, V.22, V.24	Self Test End to End
	AX is a one, the modern is enterne the FAX model or a selects the 1800 Hortene	n bit DATA/I c when genc is c CBS is a sen	Upon activation of self-test an internally generated data pattern of alternate binary ones and zeros (reversals) at the selected bit rate are applied to the scrambler. An error detector, capable of identifying errors in a stream of reversals are connected to the output of the descrambler.
			Self Test with Loop 3
	guestions only?	COTT Con-	Loop 3 is applied to the modern as defined in recommendation V.54. Self-test is activated and DCE operation is as in the end to end test. In this test DTR is ignored.
			Self Test with Loop 2
	a places the fra- odem - mediately gas CIV here8,9, 10, 11 be characters	i i sei the re i i ts sei the re rocte.	The modem is conditioned to instigate a loop 2 at the remote modem as specified in recommendation V.54. Self-test is activated and DCE operation is as in the end to end test. (V.22bis, V.22, V.21, 103)
TM	Test Mode	0:9:1	When status bit TM is a one, it indicates that the modem has completed the handshake and is in one of the following test modes: AL, RDL, or DL. (V.22bis, V.22, V.21, 103)

Spaces. (V 22bis, V.22, V.21, 100) .

# SC11077/SC11087/SC11088/SC11198

Mnemonic	Name	Memory Location	Description	2		
SYNC	Synchronous Mode	0:9:0	When configuration bit SYNC is a one, the modem is op synchronous mode, when 0 in async mode. This bit is no the fax mode.	perated in ot used in		
DTR	Data Terminal Ready	0:8:7	Control bit DTR must be a one, before the modern will e data state, either manually or automatically. DTR must one in order for the modern to automatically answer an call. (V.22bis,V.22, V.21, 103, V.23)	enter the also be at a incoming		
DSR	Data Set Ready	0:8:6	The on condition of the status of the status bit DSR indice the modern is in the data transfer state. The off condition an indication that the DTE is to disregard all signals app the interchange circuits- except RI, DSR will switch to the when indicates the following:	cates that n of DSR is pearing on ne off state		
e readom in (V.22bis, V 22, intrated, ST crust cat test with or o not test as mainton er the transfitter the transfitter during the still test. Stabio is di entite (0) to heated in the	e, It puts the modern in over mode, (V.22bis, V.		The modem is not in the talk state, i.e. an associated tele handset is not in control of the line.	ephone		
	oli tasi is activated. ST		The modem is not in the process of automatically estable call via pulse or DTMF dialing.	ishing a		
	le to perform that with a raif test do not test and with th aither the transit		The modern has generated an answer tone or detected a tone.	inswer		
	test lise and grincition		After ring indicate goes on, DSR waits at least two secon turning on to allow the telephone company equipment engaged.	nds before to be		
	ente ene evallable in die Notes ende (*) is joeded	t qotunier con in the RAM a	DSR will go off 50 msec after DTR goes off or 50 msec plus a maximum of 4 sec when the SSD bit is enabled.			
RXMARX Receive Mark 0:8:5 When RXMARX bit is a one in a clamped to mark. (V.22bis,V.22		When RXMARX bit is a one in receive mode, the receive clamped to mark. (V.22bis,V.22, V.21, 103, V.23)	e data is			
DATA/FAX	Data Mode/ Fax Mode	0:8:4	When the configuration bit DATA/FAX is a one, the moder operated in data mode, when zero it selects the FAX mode.			
GTS	Guard Tone Select	0:8:1	When configuration bit GRS is a zero, it selects the 1800 and when a one it selects the 550 Hz tone. (V.22bis, V.22	Hz tone 2)		
GTE	Guard Tone Enable	0:8:0	When configuration bit GTE is a one, it causes the specitone to be transmitted (CCITT Configurations only).	fied guard		
DISS	Disable Scrambler	0:7:7	When configuration bit DISS is a one, the scrambler in t processor is disabled.	he DSP		
LL	Lease Line	0:7:6	When configuration bit LL is a one, it places the moden line operation. When LL is set the modem immediately HOOK and into data mode.	n in leased goes OFF-		
WS1 - WS0	Word Length Select	0:7:5-4	These character length bits select either 8,9, 10, 11 bit ch (includes data, stop, and start bits) as shown below:	aracters		
	and of the following rest	ni si bua séla	Configuration WS1 WS0			
	22, V.11, 1631	Mast.V)	8 bits 0 0			
			9 bits 0 1			
			11 bits 1 1			
			(V.22bis, V.22, V.21, 103, V.23)			
RSD	Receive Space Disconnect	0:7:3	When configuration bit RSD is a one, it causes the mod on-hook after receiving approximately 1.6 seconds of c spaces. (V.22bis, V.22, V.21, 103)	em to go ontinuous		

\* .

•

Mnemonic	Name	Memory Location	Description			
SSD	Send Space Disconnect	0:7:2	When configuration bit SSD is a one, it causes the modem to send approximately 1.6 seconds of continuous space before going on- hook. (V.22bis, V.22, V.21, 103)			
SPEED	Speed Indicate Bits	0:7:1-0	When status bits are active they reflect the speed at which the modem is operating. The SPEED bit representations are shown.			
	in reading or writing l dec		00 = 0 to 300 bit/s 10 = 1200 bit/s 01 = 1200/75 bit/s 11 = 2400 bit/s (V.22bis, V.22, V.21, 103, V.23)			
RTS	Request to Send	0:5:7	The one state of RTS begins a transmit sequence. The modem will continue to transmit until RTS is turned off, and the turn-off sequence has been completed. RTS parallels the operation of the hardware/RTS control input. These inputs are "ORed" by the modem.			
TDIS	Training Disable	0:5:6	If TDIS is a one in the receive state, the modern is prevented from entering the training phase. If TDIS is a one prior to $\overline{\text{RTS}}$ going on, the generation of a training sequence is prevented at the start of transmission.			
RAMWS	RAM Write Chip 0	0:5:5	RAMWS is set to a one by the host processor when performing diagnostic writes to the sample rate device (chip 0). RAMWS is set to a zero by the host when reading RAM diagnostic data from Chip 0.			
RAE	RAM Address Extension	0:5:4	This bit is an extension of RAM Access S when RAMWS is a one. During a RAM write to Chip 0 when RAE is a 1 the XRAM is selected and when RAE is a 0 the YRAM us selected.			
EPT	Echo Protect Tone	0:5:3	If EPT is a one, an unmodulated carrier is transmitted for 185 ms followed by 20 ms of no transmitted energy at the beginning of the training sequence. This option is available in both the V.27 and V.29 configurations, although it is not specified in the CCITT V.29 recommendation.			
SQEXT	Squelch Extended	0:5:2	The one state of SQEXT inhibits reception of signals for 130 ms after the turnoff sequence.			
LRTH	Lower Receive	0:5:0	The one state of LRTH lowers the receiver turn on threshold from -43 dBm to -47 dBm. (See SETUP)			
LA0	Interrupt Active (Zero)	0:E:7	IA0 is a one when chip 0 is driving $\overline{IRQ}$ to zero volt.			
SETUP	Setup	0:E:3	The one state of SETUP caused the modem to reconfigure to the control word in the configuration register, and to assume the options specified for equalizer (0.5:1), threshold (0.5:0) and (1:E:3-4) the black pixel extending option in Group 1. SETUP returns to zero when acted on by the modem. The time required for the SETUP bit to cause a change depends on the current state of the modem. The following table lists worst case delays.			
	el processor when per	me by the h	Current High Speed State V 21 G2 Receiver High Speed Transmitter			
	rvice (Cup 1) RAMME d diagnostic data from film receive section is con nput is taken from the li	te bi ud nate u n mading 1943 analog input d D is tem, the	DELAY 14 ms 400 us 33 BAUD 2 BAUD + TURN OFF Sequence + Training (if applicable) + SQUELCH (if applicable)			
IEO	Internint	0: F·2	The one state of IEO causes the IRO output to be low when the DA			

# SC11077/SC11087/SC11088/SC11198

Mnemonic	Name	Memory Location	Description		
MDA0	Modem Data Available (Zero)	0:E:0	MDA0 goes to one when the modem reads or writes register ( MDA0 goes to zero when the host processor reads or writes regis 0:0. MDA0 is used for parallel mode as well as for diagnostic da retrieval.		
PDM	Parallel Data Mode	0:F:7	The one state of PDM places the modem in the parallel mode an inhibits the reading of Chip 0 diagnostic data.		
None	RAM Access S	0:F:0-6	Contains the RAM access code used in reading or writing RAM locations in Chip 0 (sample rate device).		
None	RAM Access B	1:F:0-7	Contains the RAM access code used in reading or writing RAM locations in Chip 1.		
IA1	Interrupt	1:E:7	IAl is a one when Chip 1 is driving $\overline{IRQ}$ to zero volt.		
EYE/TX	Eye/Normal Mode	1:E:6	When EYE/TX is a one, the transmit DAC operates in the eye pattern monitor mode. When EYE/TX is zero, it operates in the normal mode. (See SETUP2). To display the eye pattern, connect the X, Y inputs of an oscilloscope to the TP1 an TP2 on the module.		
TX0-TX1	Transmit Section Control	1:E:3-4	TX1 and TX0 control the transmit signal path output according to the following table. (See SETUP2)		
	erocaser veken perion o evice (chtp0), RAMW, J		TX1 TX0 PATH		
.0-qist 	A dispersive data from N	AS gathese r mA MAS is a	0 0 Normal mode. Modem transmit signal is connected to TXOUT pin. Auxiliary input signal is ignored.		
	selected.	EN MANY of	0 1 Auxilary mode. The signal on the AUXTX pin is routed to the TXOUT pin.		
	emetry at the beginning industrie both the V.27 p ectified in the CCHT V	no (creamilian se apilon is av gé it is not aj	1 0 Auxiliary & Modem TX mode. The signal on the AUXTX pin is summed with the modem transmit signal and routed to the TXOUT pin.		
	ption of signals for 130 m	oon etislidad T	1       1       Squelch mode. The transmit signal is squelched and TXOUT pin is connected to zero volt.		
			At the power up the modem is configured at Auxiliary & Modem TX mode.		
IE1	Interrupt Enable (one)	1:E:2	The one state of IE1 causes the $\overline{IRQ}$ output to be low when the DAT bit is a one.		
AUDIO	Audio out -	1:E:1	When AUDIO is one the receiver input signal is routed to the AUDIO OUT pin. When AUDIO is zero, the AUDIO OUT pin is disabled. When the AUDIO OUT pin is enabled, it is advisable to disable the receiver input by setting RX0 to one. (See SETUP)		
MDA1	Modem Data Available (one)	1:E:0	MDA1 goes to one when the modem writes register 1:0. MDA1 goes to zero when the host processor reads register 1:0.		
FRT	Freeze Taps	1:D:1	When FRT is a one, adaptive equalization taps are prevented from changing.		
RAMWB	RAM Write (Chip 1)	1:D:0	RAMWB is set to a one by the host processor when performing diagnostic writes to the baud rate device (Chip 1). RAMWB is set to zero by the host when reading RAM diagnostic data from Chip 1		
RXO	Receive Section Input Control	1:C:7	When RXO is one, the analog input of the receive section is connected to ground. When RXO is zero, the input is taken from the line. (See SETUP2)		

SET

Mnemonic	Name	Memory Location	Description							
SETUP2	Setup 2	1:C:6	The one state of SETUP2 causes the modem to reconfigure the analog section to the control word in the interface register, and to assume the options specified for eye pattern control (1:E:6), receive section input control (1:C:7), Audio-out control (1:E:1), Transmit section output control (1:E:3-4), and Transmit level control (1:C:1-4). SETUP2 returns to zero when acted on by the modem.							
FDEN	Flag Detector Enable	1:C:5	While the modem is receiving data according to V.29 or V.27ter mode, it is also performing HDLC Flag detection according to the V.21 channel 2 mode. The flag detection can also be performed in the V.21 FSK mode. If FDEN is one the flag detector is enabled. If it is zero, the flag detector is disabled. The detected result is output to the FLAG bit (1:7:5) in the interface register.							
TLO-TL3	Transmit Level	1:C:1-4	TLO-TL3 control a 15 step 1dB/step programmable attenuator; the range is $0 - 15$ dB. The attenuation control is according to the following table. See SETUP2)							
	e RESO and deactivates	and time helds REED.	TL3	TL2	TL1	TLO	LO	SS (dB)		
	e present above the role ted for Group 2 Fection	and a state	0	0 0	0 0 1	0 1 0	1:5%	0 1 2		
	equesce has been deve a sequence	adicates a P2 - a start of the P	0	1 0	0	. 0	1.62	4 8		
	in reding RAM local	6-bit works (ae	anthyteol	thingh:	Least		1:2:0-7			
FR1-FR3	Frequency 1, 2, 3	1:B:5-7	The one state of FR1, FR2 or FR3 indicates reception of the respective tonal frequency when the modem is configured for FSK and tone receive or Group 2 transmit mode. The default frequencies for FR1, FR2 and FR3 are:							
	feet See DAL	vob eta busti.	Bit	Bit Frequency (Hz)			(Hz)			
	used to reading or H n heat	(baud pine day (baud pine day	FR1 FR2 FR3	stgran iocatio	MASI MASI	2100 1100 462	V-S-CH			
			In Group 2 transmit mode, only FR2 and FR3 detectors are enabled, and their default frequencies are the same as above.							
COL1-COLA ROW1-ROW4	DTMF Detect	1:A:0-7	Indicate	the DT	MF de	tection	result in	Tone m	node.	
	-		1 4 7 •		2	3 6 9 #	A B C D	ROV ROV ROV	W1         697 Hz           W2         770 Hz           W3         852 Hz           W4         941 Hz	
			COL 1209	1 CC 13	36	1477 Hz	COL4 1633 Hz	COL	4 not supported in SC	1007

Mnemonic	Name	Memory Location	Description		
PNDET	Period 'N' Detector	1:7:6	The zero state of PNDET indicates a PN sequence has been detected PNDET sets to a one at the end of the PN sequence.		
FLAG	HDLC Flag	1:7:5	When the HDLC Flag detector is enabled by setting the FDEN (1:C:5) to a one, the one state of the FLAG bit indicates the valid detection of an HDLC Flag.		
RINGIN	Ringing Input	1:7:4	The state of the RINGIN bit represents the state of the signal applied to the RINGIN pin after passing through a debounce circuit.		
CTSP	Clear To Send Parallel	1:4:1	When set to a 1, status bit CTSP indicates to the DTE that the training sequence has been completed and any data present at TXD or DBUFI (PDM=1) will be transmitted. CTSP parallels the operation of the $\overline{CT}$ pin.		
CDET	Carrier Detector	1:7:0	The zero state of CDET indicates passband energy is being dete and a training sequence is not present. CDET goes to zero at the of the data state, and returns to one at the end of the received s CDET activates up to 1 baud time before RLSD and deactivate within 2 baud times after RLSD.		
FED	Fast Energy Detector	1:5:6	The zero state of FED indicates energy is present above the rece threshold in the passband. FED is not used for Group 2 Facsim		
P2DET	Period '2'	1:4:2	The zero state of P2DET indicates a P2 sequence has been detect P2DET sets to a one at the start of the PN sequence.		
None	RAM DATA XBL	1:2:0-7	Least significant byte of 16-bit work x used in reading RAM location in Chip 1.		
None	RAM DATA XBM	1:3:0-7	Most significant byte of 16-bit work x used in reading RAM locat in Chip 1.		
None	RAM DATA RAM YBL	1:0:0-7	Least significant byte of 16-bit word y used in reading or writ RAM locations in Chip 1 (baud rate device). See DA1.		
None	RAM DATA RAM YBM	1:1:0-7	Most significant byte of 16-bit word y used in reading or writin RAM locations in Chip 1 (baud rate device).		

1 .

SC11077/SC11087/SC110b8/SC11198

NO1-IJOD ROWL ROWS

# SC11077/SC11087/SC11088/SC11198

#### PERFORMANCE

Whether functioning in V.27 ter or V.29 configuration, the modem provides the user with unexcelled high performance.

# **Typical Bit Error Rates**

The Bit Error Rate (BER) performance of the modem is specified for a test configuration conforming to that specified in CCITT Recommendation V.56. Bit error rates are measured at a received line signal level of -20 dBm as illustrated.

# **Typical Phase Jitter**

At 2400 bit/s, the modem exhibits a bit error rate of 10<sup>-6</sup> or less with a signal-to-noise ration of 12.5 dB in the presence of 15° peak-to-peak phase jitter at 150 Hz or with a signal-to-noise ratio of 15 dB in the presence of 30° peak-to-peak phase jitter at 120 Hz (scrambler inserted).

At 4800 bit/s (V.27 ter), the modem exhibits a bit error rate of 10<sup>-6</sup> or less with a signal-to-noise ratio of 21 dB in the presence of 15° peak-to-peak phase jitter at 300 Hz. At 7200 bit/s (V.29), the modem exhibits a bit error rate of  $10^{-6}$  or less with a signal-to-noise ratio of 25 dB in the presence of  $12^{\circ}$  peak-to-peak phase jitter at 300 Hz.

At 9600 bit/s, the modem exhibits a bit error rate of 10<sup>-6</sup> or less with a signal-to-noise ratio of 26 dB in the presence of 10° peak-to-peak phase jitter at 60 Hz. The modem exhibits a bit error rate of 10<sup>-5</sup> or less with a signal-to-noise ratio of 26 dB in the presence of 20° peak-to-peak phase jitter at 30 Hz.

The BER curves shown were prepared from data obtained using a PTT communication test system.



C12.1µF 11 C11 6 2.2µF 44 4 2 4 VDD > s s ۷ 7 D0 SS D0 D1 D2 D3 D4 D5 D6 D7 37 36 35 34 33 32 31 6 D1 5 D2 SIEN SIEN SO SOEN SCLK TXSTB TXCLK RXSTB RXSTB RXCLK 6 4 D3 98 3 D4 30 PORO 15 27 16 28 14 2 D5 1 WR 43 1 D6 RD 39 RS4 RS1 RS2 0 D7 PORI TXD RXD DCLK 29 23 25 40 41 42 39 PORO RS3 26 3 CSO 12 WR 17 RTS CTS 5 CS1 22 10 RD 20 21 CABS1 RLSD 16 RS4 19 2 CABS2 18 15 RS1 RXIN C1 27pF 11 14 RS2 OSCLK 13 X1 13 RS3 X1 C2 27pF 12 X2 11 CSO 19.6608 30 CS1 MHz SC11198CV 24 CABS1 SC11088CV 25 CABS2 SC11087CV JP2 RXIN 37 JP1 40 OSCLK 1 IRQ 29 RLSD 28 CTS 32 RTS DCLK 30 26 RXD 27 TXD

SC11077/SC11087/SC11088/SC11198

Figure 5.



the SC11196 can drive  $600\Omega$  to 0dBm. For dial-up line remove U2 and close JP1, JP2; then ±12V supply is not required. JP3 may be closed to make use of the AUDIOOUT, an extra input for use when combining a fax and data modem. JP4 provides optional use of the ring input pin.

SK9698 configured as plug-in replacement for R96MD module.







The product is presented, for use to control controlenced explorations. Applications evoluting an entrol del competence coup, consolid environmental employees and the environment of the environment of the environment of the environment of the environment defension product of the environment of the environment defension producting product are producted by the environment of the environmen

there interestions summer to reportedulty for the use of any doming other than crosses encoded to a finite femiliation care product. He other involts, parents, forma are impled.

- 1. Use complete new new of signment are deviced or equations which, for one (neurobad data included used in the field), or (b) explore or equations which we are included used in the field, or (b) explore or equivalence of the field of t
- 3. A created scarpe-rest is any compound of a bits support device or system: where failure to perform one to reasonably apprind to conserve ha halver of the life support device at systems or to affect to using at affect to easily.

© 1911 SIERA SENICONDUCTOR CORPORATION, 205 Hous Central America Sectors Col 1812, (420 16-1903 TELES, 2016)



Devices sold by Sierra Semiconductor Corp. are covered by the warranty and patent indemnification provisions appearing in its Terms of Sale only. Sierra Semiconductor Corp. makes no warranty, express, stanutory, implied, or by description regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. Sierra Semiconductor Corp. makes no warranty of merchantability orfitness for any purpose. Sierra Semiconductor Corp. reserves the right to discontinue production and change specifications and prices at any time and without notice.

This product is intended for use in normal commercial applications. Applications requiring an extended temperature range, unusual environmental requirements, or high reliability applications, such as military and aerospace, are specifically not recommended without additional processing by Sierra Semiconductor Corp.

Sierra Semiconductor assumes no responsibility for the use of any circuitry other than circuitry embodied in a Sierra Semiconductor Corp. product. No other circuits, petents, licenses are implied.

#### Life Support Policy

Sierra Seniconductor Corporation's products are not authorized for use as critical components in life support devices or systems.

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

© 1991 SIERRA SEMICONDUCTOR CORPORATION, 2075 North Capitol Avenue, San Jose CA 95132 (408) 263-9300 TELEX 364467