# 4Mb Sync. Pipelined Burst SRAM Specification

## NETSOL RESERVES THE RIGHT TO CHANGE PRODUCTS, INFORMATION AND SPECIFICATIONS WITHOUT NOTICE.

Products and specifications discussed herein are for reference purposes only. All information discussed herein is provided on an "AS IS" basis, without warranties of any kind.

This document and all information discussed herein remain the sole and exclusive property of NETSOL. No license of any patent, copyright, mask work, trademark or any other intellectual property right is granted by one party to the other party under this document, by implication, estoppel or otherwise.

For updates or additional information about Netsol products, please contact to netsol@netsol.co.kr



## **Document Title**

## 128Kx36 & 256Kx18 Bit Synchronous Pipelined Burst SRAM

## **Revision History**

Rev. No.	History	Draft Date	Remark
0.0	Initial Draft  1. Final Spec Release  2. Insert ICC Parameters	Aug. 2011	Preliminary
1.0		Nov. 2011	Final



#### 128Kx36 & 256Kx18 Bit Synchronous Pipelined Burst SRAM

#### **Features**

- $VDD = 2.5V(2.3V \sim 2.7V)$  or  $3.3V(3.1V \sim 3.5V)$  Power Supply
- VDDQ = 2.3V~2.7V I/O Power Supply (VDD=2.5V) or 2.3V~3.5V I/O Power Supply (VDD=3.3V)
- Synchronous Operation
- 2 Stage Pipelined operation with 4 Burst
- On-Chip Address Counter
- Self-Timed Write Cycle
- On-Chip Address and Control Registers
- Byte Writable Function
- Global Write Enable Controls a full bus-width write
- Power Down State via ZZ Signal
- IBO Pin allows a choice of either a interleaved burst or a linear burst
- Three Chip Enables for simple depth expansion with No Data Contention only for TQFP; 2cycle Enable, 1cycle Disable
- Asynchronous Output Enable Control
- ADSP, ADSC, ADV Burst Control Pins
- TTL-Level Three-State Output
- · Operating in commeical and industrial temperature range
- 100-TQFP-1420A (Lead free package)

#### **General Description**

The S7A403630M and S7A401830M are 4,718,592-bit Synchronous Static Random Access Memory designed for high performance.

It is organized as 128K(256K) words of 36(18) bits and integrates address and control registers, a 2-bit burst address counter and added some new functions for high performance applications;  $\overline{\text{GW}}$ ,  $\overline{\text{BW}}$ ,  $\overline{\text{LBO}}$ , ZZ. Write cycles are internally self-timed and synchronous.

Full bus-width write is done by  $\overline{GW}$ , and each byte write is performed by the combination of  $\overline{WEx}$  and  $\overline{BW}$  when  $\overline{GW}$  is high. And with  $\overline{CS}_1$  high,  $\overline{ADSP}$  is blocked to control signals.

Burst cycle can be initiated with either the address status processor( $\overline{\text{ADSP}}$ ) or address status cache controller( $\overline{\text{ADSC}}$ ) inputs. Subsequent burst addresses are generated internally in the system's burst sequence and are controlled by the burst address advance( $\overline{\text{ADV}}$ ) input.

<del>LBO</del> pin is DC operated and determines burst sequence(linear or interleaved).

ZZ pin controls Power Down State and reduces Stand-by current regardless of CLK.

The S7A403630M and S7A401830M are fabricated using high performance CMOS technology and is available in a 100pin TQFP package. Multiple power and ground pins are utilized to minimize ground bounce.

#### **Key Parameters**

Parameter	Symbol	-25	-16	Unit
Cycle Time	tCYC	4.0	6.0	ns
Clock Access Time	tCD	2.6	3.5	ns
Output Enable Access Time	tOE	2.6	3.5	ns
Operating Current	Icc	160	120	mA
Standby Current	IsB2	30	30	mA

#### 4Mb Synchronous Pipelined Burst SRAM Ordering Information


Org.	VDD (V)	Speed (ns)	Access Time (ns)	Part Number	RoHS Avail.
256Kx18 3.3/2.5 4.0 2		2.6	S7A401830M-PC(I)25	0	
2501010	3.3/2.5	6.0	3.5	S7A401830M-PC(I)16	0
128Kx36	3.3/2.5	4.0	2.6	S7A403630M-PC(I)25	0
120000	3.3/2.5	6.0	3.5	S7A403630M-PC(I)16	0

Note 1. P [Pakage type]: P - Pb Free


2. C(I) [Operating Temperature]: C-Commertial, I-Industrial



#### Logic Block Diagram - S7A403630M (128K x 36)




#### Logic Block Diagram - S7A401830M (256K x 18)



Rev. 1.0 Nov 2011

#### 100 TQFP Package Pin Configurations(Top View)




#### **Pin Name**

Symbol	Pin Name	TQFP Pin NO.	Symbol	Pin Name	TQFP Pin NO.
Α	Address Inputs	32,33,34,35,44,45,46	VDD	Power Supply	15,41,65,91
	-	47,48,49,50,81,82,99		(2.5V~3.3V)	
		100	VSS	Ground	17,40,67,90
A0,A1	Burst Address Inputs	37,36			
ADV	Burst Address Advance	83	N.C.	No Connect	14,16,38,39,42,43,66
ADSP	Address Status Processor	84			
ADSC	Address Status Controller	85	DQa	Data Inputs/Outputs	52,53,56,57,58,59,62,63
CLK	Clock	89	DQb		68,69,72,73,74,75,78,79
CS1	Chip Select	98	DQc		2,3,6,7,8,9,12,13
CS2 CS2	Chip Select	97	DQd		18,19,22,23,24,25,28,29
CS2	Chip Select	92	DQPa~Pd		51,80,1,30
$\overline{WE}x(x=a,b,c,d)$	Byte Write Inputs	93,94,95,96			
WEx(x=a,b,c,d) OE GW	Output Enable	86	VDDQ	Output Power Supply	4,11,20,27,54,61,70,77
GW	Global Write Enable	88		(2.5V~3.3V)	
BW	Byte Write Enable	87	VSSQ	Output Ground	5,10,21,26,55,60,71,76
ZZ LBO	Power Down Input	64			
LBO	Burst Mode Control	31			

Note: 1. As and As are the two least significant bits(LSB) of the address field and set the internal burst counter if burst is desired.



#### 100 TQFP Package Pin Configurations(Top View)



#### **Pin Name**

Symbol	Pin Name	TQFP Pin NO.	Symbol	Pin Name	TQFP Pin NO.
Α	Address Inputs	32,33,34,35,44,45,46,	VDD	Power Supply	15,41,65,91
		47,48,49,50,80,81,82,		(2.5V~3.3V)	
		99,100	VSS	Ground	17,40,67,90
A0,A1	Burst Address Inputs	37,36			
ADV	Burst Address Advance	83	N.C.	No Connect	1,2,3,6,7,14,16,25,28,29
ADSP	Address Status Processor	84			30,38,39,42,43,51,52,53
ADSC	Address Status Controller	85			56,57,66,75,78,79,95,96
CLK CS1	Clock	89			
	Chip Select	98	DQa	Data Inputs/Outputs	58,59,62,63,68,69,72,73
CS2	Chip Select	97	DQb		8,9,12,13,18,19,22,23
CS2	Chip Select	92	DQPa, Pb		74,24
$\frac{\text{CS2}}{\text{CS2}}$ $\frac{\text{WE}}{\text{WE}}(x=a,b)$	Byte Write Inputs	93,94			
OE GW BW	Output Enable	86	VDDQ	Output Power Supply	4,11,20,27,54,61,70,77
GW	Global Write Enable	88		(2.5V~3.3V)	
	Byte Write Enable	87	VSSQ	Output Ground	5,10,21,26,55,60,71,76
ZZ	Power Down Input	64			
LBO	Burst Mode Control	31			

NOTE: A0 and A1 are the two least significant bits(LSB) of the address field and set the internal burst counter if burst is desired.



#### **Function Description**

The S7A403630M and S7A401830M are synchronous SRAM designed to support the burst address accessing sequence of the Power PC based microprocessor. All inputs (with the exception of  $\overline{\text{OE}}$ ,  $\overline{\text{LBO}}$  and ZZ) are sampled on rising clock edges. The start and duration of the burst access is controlled by  $\overline{\text{ADSC}}$ ,  $\overline{\text{ADSP}}$  and  $\overline{\text{ADV}}$  and chip select pins.

The accesses are enabled with the chip select signals and output enabled signals. Wait states are inserted into the access with  $\overline{ADV}$ . When ZZ is pulled high, the SRAM will enter a Power Down State. At this time, internal state of the SRAM is preserved. When ZZ returns to low, the SRAM normally operates after 2cycles of wake up time. ZZ pin is pulled down internally.

Read cycles are initiated with  $\overline{\text{ADSP}}$  (regardless of  $\overline{\text{WEx}}$  and  $\overline{\text{ADSC}}$ ) using the new external address clocked into the on-chip address register whenever  $\overline{\text{ADSP}}$  is sampled low, the chip selects are sampled active, and the output buffer is enabled with  $\overline{\text{OE}}$ . In read operation the data of cell array accessed by the current address, registered in the Data-out registers by the positive edge of CLK, are carried to the Data-out buffer by the next positive edge of CLK. The data, registered in the Data-out buffer, are projected to the output pins.  $\overline{\text{ADV}}$  is ignored on the clock edge that samples  $\overline{\text{ADSP}}$  asserted, but is sampled on the subsequent clock edges. The address increases internally for the next access of the burst when  $\overline{\text{WEx}}$  are sampled High and  $\overline{\text{ADV}}$  is sampled low. And  $\overline{\text{ADSP}}$  is blocked to control signals by disabling  $\overline{\text{CS}}$ 1.

All byte write is done by  $\overline{\text{GW}}$  (regaedless of  $\overline{\text{BW}}$  and  $\overline{\text{WE}}x$ .), and each byte write is performed by the combination of  $\overline{\text{BW}}$  and  $\overline{\text{WE}}x$  when  $\overline{\text{GW}}$  is high.

Write cycles are performed by disabling the output buffers with  $\overline{\text{OE}}$  and asserting  $\overline{\text{WE}}\text{x}$ .  $\overline{\text{WE}}\text{x}$  are ignored on the clock edge that samples  $\overline{\text{ADSP}}$  low, but are sampled on the subsequent clock edges. The output buffers are disabled when  $\overline{\text{WE}}\text{x}$  are sampled Low(regaedless of  $\overline{\text{OE}}$ ). Data is clocked into the data input register when  $\overline{\text{WE}}\text{x}$  sampled Low. The address increases internally to the next address of burst, if both  $\overline{\text{WE}}\text{x}$  and  $\overline{\text{ADV}}$  are sampled Low. Individual byte write cycles are performed by any one or more byte write enable signals( $\overline{\text{WEa}}$ ,  $\overline{\text{WE}}\text{b}$ ,  $\overline{\text{WE}}\text{c}$  or  $\overline{\text{WE}}\text{d}$ ) sampled low. The  $\overline{\text{WE}}$ a control DQa and DQPa,  $\overline{\text{WE}}\text{b}$  controls DQb and DQPb,  $\overline{\text{WE}}\text{c}$  controls DQc and DQPc, and  $\overline{\text{WE}}\text{d}$  control DQd and DQPd. Read or write cycle may also be initiated with  $\overline{\text{ADSC}}$ , instead of  $\overline{\text{ADSP}}$ . The differences between cycles initiated with  $\overline{\text{ADSC}}$  and  $\overline{\text{ADSP}}$  as are follows;

ADSP must be sampled high when ADSC is sampled low to initiate a cycle with ADSC.

WEx are sampled on the same clock edge that sampled ADSC low(and ADSP high).

Addresses are generated for the burst access as shown below, The starting point of the burst sequence is provided by the external address. The burst address counter wraps around to its initial state upon completion. The burst sequence is determined by the state of the LBO pin. When this pin is Low, linear burst sequence is selected. When this pin is High, Interleaved burst sequence is selected.

#### **Burst Sequence Table**

(Interleaved Burst, LBO=High)

LBO PIN	HIGH	Cas	se 1	Cas	se 2	Cas	se 3	Cas	se 4
LBOTIN	IIIOII	<b>A</b> 1	A <sub>0</sub>						
Fi	rst Address	0	0	0	1	1	0	1	1
		0	1	0	0	1	1	1	0
		1	0	1	1	0	0	0	1
Fou	ırth Address	1	1	1	0	0	1	0	0

(Linear Burst, LBO=Low)

LBO PIN	LOW	Cas	se 1	Cas	se 2	Cas	se 3	Cas	se 4
LBOTIN	LOW	<b>A</b> 1	A <sub>0</sub>						
Fii	First Address		0	0	1	1	0	1	1
			1	1	0	1	1	0	0
	$\downarrow$	1	0	1	1	0	0	0	1
Fou	urth Address	1	1	0	0	0	1	1	0

**Note**: 1. LBO pin must be tied to High or Low, and Floating State must not be allowed.

#### **Asynchronous Truth Table**

Operation	ZZ	OE	I/O STATUS
Sleep Mode	Н	Χ	High-Z
Read	L	L	DQ
Redu	L	Н	High-Z
Write	L	Χ	Din, High-Z
Deselected	L	Χ	High-Z

#### Notes

- 1. X means "Don't Care".
- 2. ZZ pin is pulled down internally
- For write cycles that following read cycles, the output buffers must be disabled with OE, otherwise data bus contention will occur.
- Sleep Mode means power down state of which stand-by current does not depend on cycle time.
- Deselected means power down state of which stand-by current depends on cycle time.



#### **Truth Tables**

#### **Synchronous Truth Table**

CS <sub>1</sub>	CS <sub>2</sub>	CS <sub>2</sub>	ADSP	ADSC	ADV	Write	CLK	Address Accessed	Operation
Н	Х	Χ	Χ	L	Χ	Χ	1	N/A	Not Selected
L	L	Χ	L	Χ	Χ	Χ	1	N/A	Not Selected
L	Χ	Н	L	Χ	Χ	Χ	1	N/A	Not Selected
L	L	Χ	Χ	L	Χ	Χ	1	N/A	Not Selected
L	Х	Н	Х	L	Χ	Х	1	N/A	Not Selected
L	Н	L	L	Χ	Χ	Χ	1	External Address	Begin Burst Read Cycle
L	Н	L	Н	L	Χ	L	1	External Address	Begin Burst Write Cycle
L	Н	L	Н	L	Χ	Н	1	External Address	Begin Burst Read Cycle
Χ	Χ	Χ	Н	Н	L	Н	1	Next Address	Continue Burst Read Cycle
Н	Χ	Χ	Χ	Н	L	Н	1	Next Address	Continue Burst Read Cycle
Х	Х	Χ	Н	Н	L	L	1	Next Address	Continue Burst Write Cycle
Н	Χ	Χ	Χ	Н	L	L	1	Next Address	Continue Burst Write Cycle
Χ	Χ	Χ	Н	Н	Н	Н	1	Current Address	Suspend Burst Read Cycle
Н	Χ	Χ	Χ	Н	Н	Н	1	Current Address	Suspend Burst Read Cycle
Χ	Х	Χ	Н	Н	Н	L	1	Current Address	Suspend Burst Write Cycle
Н	Χ	Χ	Χ	Н	Н	L	1	Current Address	Suspend Burst Write Cycle

Notes: 1. X means "Don't Care".

- 2. The rising edge of clock is symbolized by (  $\uparrow$  ) .
- 3. Write = L means Write operation in Write Truth Table.

  Write = H means Read operation in Write Truth Table.
- 4. Operation finally depends on status of asynchronous input pins(ZZ and OE).

#### Write Truth Table(x36)

GW	BW	WEa	WEb	WEc	WEd	OPERATION
Н	Н	X	×	×	×	Read
Н	L	Н	Н	Н	Н	Read
Н	L	L	Н	Н	Н	Write Byte A
Н	L	Н	L	Н	Н	Write Byte B
Н	L	Н	Н	L	L	Write Byte C And D
Н	L	L	L	L	L	Write All Bytes
L	Х	X	Х	Х	Х	Write All Bytes

Notes: 1. X means "Don't Care".

2. All inputs in this table must meet setup and hold time around the rising edge of CLK(  $\uparrow$  ).

#### Write Truth Table(x18)

GW	BW	WEa	WEb	OPERATION
Н	Н	X	X	Read
Н	L	Н	Н	Read
Н	L	L	Н	Write Byte A
Н	L	Н	L	Write Byte B
Н	L	L	L	Write All Bytes
L	X	Х	Х	Write All Bytes

Notes: 1. X means "Don't Care".

2. All inputs in this table must meet setup and hold time around the rising edge of CLK(  $\uparrow$  ).



#### **Absolute Maximum Ratings**

Parameter		Symbol	Rating	Unit
Voltage on VDD Supply Relative to Vss		V <sub>DD</sub>	-0.3 to 4.6	V
Voltage on VDDQ Supply Relative to Vss		VDDQ	Vdd	V
Voltage on Input Pin Relative to Vss		VIN	-0.3 to VDD+0.3	V
Voltage on I/O Pin Relative to Vss		Vio	-0.3 to VDDQ+0.3	٧
Power Dissipation		PD	1.6	W
Storage Temperature		Тѕтс	-65 to 150	°C
Onerating Temperature	Commercial	Topr	0 to 70	°C
Operating Temperature	Topr	-40 to 85	°C	
Storage Temperature Range Under Bias		TBIAS	-10 to 85	°C

Notes: Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### **Operating Conditions** ( $0^{\circ}C \leq TA \leq 70^{\circ}C$ )

Parameter	Symbol	Min	Тур.	Max	Unit
Supply Voltage	V <sub>DD1</sub>	2.3	2.5	2.7	V
	VDDQ1	2.3	2.5	2.7	V
	V <sub>DD2</sub>	3.1	3.3	3.5	V
	VDDQ2	2.3	3.3	3.5	V
Ground	Vss	0	0	0	V

**Notes:** 1. The above parameters are also guaranteed at industrial temperature range.


2. It should be  $VDDQ \leq VDD$ 

#### Capacitence(TA=25°C, f=1MHz)


Parameter	Symbol	Test Condition	Min	Max	Unit
Input Capacitance	CIN	VIN=0V	-	5	pF
Output Capacitance	Соит	Vout=0V	-	7	pF

Note: Sampled not 100% tested.

#### **Overshoot Timing**



#### **Undershoot Timing**



NETSOL

#### **DC Electrical Caracteristics**

Parameter	Symbol	Test Conditions		Min	Max	Unit	Notes
Input Leakage Current(except ZZ)	IIL	VDD=Max; VIN=Vss to VDD		-2	+2	uA	
Output Leakage Current	IoL	Output Disabled, Vout=Vss to VDDQ		-2	+2	uA	
Operating Current	Icc	Device Selected, IOUT=0mA,	-25	-	160	mA	1.2
Operating Current	$ZZ \le V_{IL}$ , Cycle Time $\ge \text{tcyc Min}$ -16		-16	-	120	IIIA	1,2
	ISB Device deselected, Iou⊤=0mA, ZZ≤V <sub>IL</sub> , -2!		-25	-	60	mA	
	158	f=Max, All Inputs $\leq$ VIL or $\geq$ VIH	-16		55	mA	
Standby Current	ISB1	Device deselected, Iou $\tau$ =0mA, ZZ $\leq$ 0.2V, f=0, All Inputs=fixed (VDD-0.2V or 0.2V)		-	30	mA	
	ISB2	Device deselected, Iou $\tau$ =0mA, ZZ $\geq$ Vdd-0.2V, f=Max, All Inputs $\leq$ Vil or $\geq$ ViH		-	30	mA	
Output Low Voltage(3.3V I/O)	Vol	IoL=8.0mA		-	0.4	V	
Output High Voltage(3.3V I/O)	Vон	IOH=-4.0mA		2.4	-	V	
Output Low Voltage(2.5V I/O)	Vol	IoL=1.0mA		-	0.4	V	
Output High Voltage(2.5V I/O)	Vон	Iон=-1.0mA		2.0	-	V	
Input Low Voltage(3.3V I/O)	VIL			-0.3*	0.8	٧	
Input High Voltage(3.3V I/O)	VIH			2.0	VDD+0.3**	V	3
Input Low Voltage(2.5V I/O)	VIL			-0.3*	0.7	V	
Input High Voltage(2.5V I/O)	VIH			1.7	VDD+0.3**	V	3

**Notes:** The above parameters are also guaranteed at industrial temperature range.

- 1. Reference AC Operating Conditions and Characteristics for input and timing.
- 2. Data states are all zero.
- 3. In Case of I/O Pins, the Max. VIH=VDDQ+0.3V

#### **Test Conditions**

Parameter	Value
Input Pulse Level(for 3.3V I/O)	0 to 3.0V
Input Pulse Level(for 2.5V I/O)	0 to 2.5V
Input Rise and Fall Time(Measured at 20% to 80% for 3.3/2.5V I/O)	1.0V/ns
Input and Output Timing Reference Levels for 3.3V I/O	1.5V
Input and Output Timing Reference Levels for 2.5V I/O	VDDQ/2
Output Load	See Fig. 1

The above parameters are also guaranteed at industrial temperature range.




Fig. 1



#### **AC Timing Characteristics**

		-25		-16		
Parameter	Symbol	Min	Max	Min	Max	Unit
Cycle Time	tcyc	4.0	-	6.0	-	ns
Clock Access Time	tcd	-	2.6	-	3.5	ns
Output Enable to Data Valid	toe	-	2.6	-	3.5	ns
Clock High to Output Low-Z	tlzc	1.5	-	1.5	-	ns
Output Hold from Clock High	tон	1.5	-	1.5	-	ns
Output Enable Low to Output Low-Z	tlzoe	0	-	0	-	ns
Output Enable High to Output High-Z	thzoe	-	2.6	-	3.0	ns
Clock High to Output High-Z	tHZC	-	2.6	-	3.0	ns
Clock High Pulse Width	tсн	1.7	-	2.2	-	ns
Clock Low Pulse Width	tcl	1.7	-	2.2	-	ns
Address Setup to Clock High	tas	1.2	-	1.5	-	ns
Address Status Setup to Clock High	tss	1.2	-	1.5	-	ns
Data Setup to Clock High	tos	1.2	-	1.5	-	ns
Write Setup to Clock High (WE, BWx)	tws	1.2	-	1.5	-	ns
Address Advance Setup to Clock High	tadvs	1.2	-	1.5	-	ns
Chip Select Setup to Clock High	tcss	1.2	-	1.5	-	ns
Address Hold from Clock High	tah	0.3	-	0.5	-	ns
Address Status Hold from Clock High	tsн	0.3	-	0.5	-	ns
Data Hold from Clock High	tон	0.3	-	0.5	-	ns
Write Hold from Clock High (WE, BWx)	twн	0.3	-	0.5	-	ns
Address Advance Hold from Clock High	tadvh	0.3	-	0.5	-	ns
Chip Select Hold from Clock High	tcsн	0.3	-	0.5	-	ns
ZZ High to Power Down	tpds	2	-	2	-	cycle
ZZ Low to Power Up	tpus	2	-	2	-	cycle



Notes: 1. The above parameters are also guaranteed at industrial temperature range.

2. All address inputs must meet the specified setup and hold times for all rising clock edges whenever ADSC and/or ADSP is sampled low and CS is sampled low. All other synchronous inputs must meet the specified setup and hold times whenever this device is chip selected.

3. Both chip selects must be active whenever ADSC or ADSP is sampled low in order for the this device to remain enabled.

4. ADSC or ADSP must not be asserted for at least 2 Clock after leaving ZZ state.

#### Sleep Mode

Sleep Mode is a low current, power-down mode in which the device is deselected and current is reduced to ISB2. The duration of Sleep Mode is dictated by the length of time the ZZ is in a High state.

After entering Sleep Mode, all inputs except ZZ become disabled and all outputs go to High-Z.


The ZZ pin is an asynchronous, active high input that causes the device to enter Sleep Mode.

When the ZZ pin becomes a logic High, ISB2 is guaranteed after the time tzzɪ is met. Any operation pending when entering Sleep Mode is not guaranteed to successful complete. Therefore, Sleep Mode (Read or Write) must not be initiated until valid pending operations are completed. similarly, when exiting Sleep Mode during tpus, only a Deselect or Read cycle should be given while the SRAM is transitioning out of Sleep Mode.

#### **Sleep Mode Electrical Characteristics**

Description	Condition	Symbol	Min	Max	Unit
Current during SLEEP MODE	$ZZ \geq V_{IH}$	Isb2		30	mA
ZZ active to input ignored		tpds	2		cycle
ZZ inactive to input sampled		tpus	2		cycle
ZZ active to SLEEP current		tzzı		2	cycle
ZZ inactive to exit SLEEP current		trzzi	0		


#### Sleep Mode Waveform







## **Timing Waveform of Read Cycle**




NOTES: Write = L means GW = L, or GW = H, BW = L, WEx = L

 $\overline{\text{CS}}$  = L means  $\overline{\text{CS}}$ 1 = L, CS<sub>2</sub> = H and  $\overline{\text{CS}}$ 2 = L  $\overline{\text{CS}}$  = H means  $\overline{\text{CS}}$ 1 = H, or  $\overline{\text{CS}}$ 1 = L and  $\overline{\text{CS}}$ 2 = H, or  $\overline{\text{CS}}$ 1 = L, and CS<sub>2</sub> = L

Don't Care W Undefined



## **Timing Waveform of Write Cycle**




NOTES: Write = L means GW = L, or GW = H, BW = L, WEx = L

 $\overline{\text{CS}}$  = L means  $\overline{\text{CS}}$ 1 = L, CS<sub>2</sub> = H and  $\overline{\text{CS}}$ 2 = L  $\overline{\text{CS}}$  = H means  $\overline{\text{CS}}$ 1 = H, or  $\overline{\text{CS}}$ 1 = L and  $\overline{\text{CS}}$ 2 = H, or  $\overline{\text{CS}}$ 1 = L, and CS<sub>2</sub> = L

Don't Care **M** Undefined



## Timing Waveform of Combination Read/Write Cycle(ADSP Controlled , ADSC=High)




NOTES: Write = L means GW = L, or GW = H, BW = L, WEx = L

 $\overline{\text{CS}}$  = L means  $\overline{\text{CS}}$ 1 = L, CS2 = H and  $\overline{\text{CS}}$ 2 = L  $\overline{\text{CS}}$  = H means  $\overline{\text{CS}}$ 1 = H, or  $\overline{\text{CS}}$ 1 = L and  $\overline{\text{CS}}$ 2 = H, or  $\overline{\text{CS}}$ 1 = L, and CS2 = L

Don't Care W Undefined

## Timing Waveform of Single Read/Write Cycle (ADSC Controlled, ADSP=High)




 $\overline{CS}$  = L means  $\overline{CS}$ 1 = L,  $\overline{CS}$ 2 = H and  $\overline{CS}$ 2 = L  $\overline{CS}$  = H means  $\overline{CS}$ 1 = H, or  $\overline{CS}$ 1 = L and  $\overline{CS}$ 2 = H, or  $\overline{CS}$ 1 = L, and  $\overline{CS}$ 2 = L

W Undefined



## **Timing Waveform of Power Down Cycle**



 $\begin{aligned} \text{NOTES}: \quad & \overline{\text{Write}} = \text{L means GW} = \text{L, or GW} = \text{H, BW} = \text{L, WEx} = \text{L} \\ & \overline{\text{CS}} = \text{L means } \overline{\text{CS}}_1 = \text{L, CS}_2 = \text{H and } \overline{\text{CS}}_2 = \text{L} \\ & \overline{\text{CS}} = \text{H means } \overline{\text{CS}}_1 = \text{H, or } \overline{\text{CS}}_1 = \text{L and } \overline{\text{CS}}_2 = \text{H, or } \overline{\text{CS}}_1 = \text{L, and CS}_2 = \text{L} \end{aligned}$ 

Don't Care W Undefined




#### **Application Information**

#### **Depth Expansion**


The Netsol 128Kx36 Synchronous Pipelined Burst SRAM has two additional chip selects for simple depth expansion.

This permits easy secondary cache upgrades from 128K depth to 256K depth without extra logic.



Interleave Read Timing (Refer to non-interleave write timing for interleave write timing)








#### **Application Information**

#### **Depth Expansion**


The Netsol 256Kx18 Synchronous Pipelined Burst SRAM has two additional chip selects for simple depth expansion.

This permits easy secondary cache upgrades from 256K depth to 512K depth without extra logic.



Interleave Read Timing (Refer to non-interleave write timing for interleave write timing)







## **Package Dimensions**

