JAN. 2000

DATA SHEET

S5D2501F

OVERVIEW

The S5D2501F is used to display some characters or symbols on a screen of monitor. Basically, the operation is to control the internal memory on chip and generate the R,G,B signals for some characters or symbols. The R,G,B signals are synchronized with the horizontal sync. Then the R,G,B signals are mixed with the main video signal in the Video Amp IC. The font data for characters or symbols are stored in the internal ROM. This stored data are accessed and controlled by the control data from a micro controller. The control data are transmitted through the I²C bus. All timing control signals including the system clock are synchronized with the horizontal sync. Therefore there is a PLL circuitry on chip.



FEATURES

- Build in 1K-byte SRAM
- 464 ROM fonts (448 standard fonts + 16 Multi-color fonts)
- Full Screen Memory Architecture
- Wide range PLL available (15 kHz 120 kHz)
- Programmable vertical height of character
- Programmable vertical and horizontal positioning
- Character color selection up to 16 different colors
- Programmable background color (Up to 16 colors)
- Character blinking, bordering and shadowing
- Color blinking
- Character scrolling
- Fade-in and fade-out
- Row to row spacing control
- Window outline and shadowing
- Box drawing
- Character sizing up to four times
- 8 PWM DAC channels with 8-bit resolution
- 96 MHz pixel frequency from on-chip PLL
- I2C Protocol Data Transmission (Slave Address : BAH)
- OSD Vertical Bouncing Auto Detect / Correction
- Back Raster Blanking (Row Control)



ELECTRONICS

ORDERING INFORMATION

Device	Package	Operating Temperature
S5D2501F	24-DIP-300	0°C — 70°C

BLOCK DIAGRAM



Figure 1. Functional Block Diagram



PIN CONFIGURATIONS



Figure 2. Pin Configurations



PIN DESCRIPTIONS

Table 1. Pin Descriptions

Pin No.	Signal	Active	I/O	Description
1	VSS_A	-	-	Ground (Analog Part)
2	VCO_IN	-	Input	This voltage is generated at the external loop filter and goes into the input stage of the VCO.
3	VREF1	-	Input	1.26 V DC Voltage from the Bandgap Reference. Connected to ground through a resistor to make internal reference current (Typical 36 k Ω for 27µA)
4	VREF	-	Input	Bandgap Reference Voltage (Typical 1.26 V)
5	VDD_A	-	-	+5 V Supply Voltage for Analog Part
6	HFLB	Low	Input	Horizontal Flyback Signal
7	SDA	-	In/Out	Serial Data (I ² C)
8	SCL	-	In/Out	Serial Clock (I ² C)
9	PWM 0	-	Output	PWM DAC 0 Output
10	PWM 1	-	Output	PWM DAC 1 Output
11	PWM 2	-	Output	PWM DAC 2 Output
12	PWM 3	-	Output	PWM DAC 3 Output
13	PWM 4	-	Output	PWM DAC 4 Output
14	PWM 5	-	Output	PWM DAC 5 Output
15	PWM 6	-	Output	PWM DAC 6 Output
16	PWM 7	-	Output	PWM DAC 7 Output
17	VFLB	Low	Input	Vertical Flyback Signal
18	VSS_D	-	-	Ground for Digital Part
19	FBLK	-	Output	Fast Blank Signal
20	B_OUT	-	Output	Video Signal Output (B)
21	G_OUT	-	Output	Video Signal Output (G)
22	R_OUT	-	Output	Video Signal Output (R)
23	INT	-	Output	Intensity Signal Output
24	VDD_D	-	-	+5 V Supply Voltage for Dogital Part



ABSOLUTE MAXIMUM RATINGS

Devemetere	Symbol			l lm it	
Parameters	Symbol	Min.	Тур.	Max.	Unit
Maximum Supply Voltage	VDD	-	-	6.5	V
Input Voltage	VI	-	-	5.25	V
Operating Temperature Range	T _{OPR}	-20	-	70	°C
Storage Temperature Range	T _{STG}	-40		125	°C
Power Dissipation	PD	-	-	1200	mW

NOTE: PKG Thermal Resistance : 64.2 °C/W

ELECTRICAL CHARACTERISTICS

DC Electrical Characteristics

(Ta = 25 °C, V_{DD} = 5 V)

Table 2. DC Electrical Characteristics

Parameters (Conditions)	Symbol	Min.	Тур.	Max.	Unit
Supply Voltage	V _{DD}	4.75	5.00	5.25	V
Supply Current (No load on any output)	I _{DD}	-	-	25	mA
	V _{IH}	0.8V _{DD}	-	-	V
Input Voltage	V _{IL}	-	-	V _{SS} + 0.4	V
Output Voltage	V _{OH}	0.8V _{DD}	-	-	V
(lout = ±1mA)	V _{OL}	-	-	V _{SS} + 0.4	V
Input Leakage Current	I _{IL}	-10	-	10	μA
VCO Input Voltage	V _{VCO}		2.5		V

OPERATION TIMINGS

Table 3. Operation Timings

Parameters (Conditions)	Symbol	Min.	Тур.	Max.	Unit
Output Signal R/G/B_OUT, INT, FBLK ((Ta = 25°C VDD	A = VDD = 5 V,	CLOAD = 30pF)		
Rise Time	t _R	-	-	6	nsec
Fall Time	t _F	-	-	6	nsec
Input Signal HFLB, VFLB		·			
Horizontal Flyback Signal Frequency	f _{HFLB}	-	-	120	kHz
Vertical Flyback Signal Frequency	f _{VFLB}	-	-	200	Hz
I ² C Interface SDA, SCL (Refer to Figur	e 3)				
SCL Clock Frequency	f _{SCL}	-	-	300	kHz
Hold Time for start condition	t _{hs}	500	-	-	ns
Set Up Time for stop condition	t _{sus}	500	-	-	ns
Low Duration of clock	t _{low}	400	-	-	ns
High Duration of clock	t _{high}	400	-	-	ns
Hold Time for data	t _{hd}	0	-	-	ns
Set Up Time for data	t _{sud}	500	-	-	ns
Time between 2 access	t _{ss}	500	-	-	ns
Fall Time of SDA	t _{fSDA}	-	-	20	ns
Rise Time of both SCL and SDA	t _{rSDA}	-	-	-	ns



Figure 3. I²C Bus Timing Diagram



FUNCTIONAL DESCRIPTIONS

Data Transmission to the S5D2501F

According to the I²C protocol, the S5D2501F receives the data from a micro controller. The SDA line and the SCL line are shown in Figure 4. As shown in Figure 4, after the starting pulse, the slave address with R/W* bit and an acknowledge are transmitted in sequence, an internal register address of the S5D2501F is followed. The first 8-bit byte is the upper 8bits of the register address. The lower 8bits of the register address are followed after the second acknowledge. There is a data transmission format and are two address bit patterns in the S5D2501F as following. The slave address of the S5D2501F is BAH(in hexadecimal).

Data Transmission Format

Row Address -> Column Address -> Data Byte N -> Data Byte N+1 -> Data Byte N+2 ->

Address Bit Pattern for Display Registers Data

(a) Row Address Bit Pattern

R3 - R0: Valid Data for Row Address

A	15	A14	A13	A12	A11	A10	A9	A8
)	X	Х	Х	Х	R3	R2	R1	R0

(b) Column Address Bit Pattern

C4 - C0: Valid Data for Column Address

A7	A6	A5	A4	A3	A2	A1	A0
Х	Х	Х	C4	C3	C2	C1	C0

After addressing, data bytes are followed as the above data transmission format. The Figure 4 describes the data transmission with the I^2C bus protocol.



Figure 4. (a) SDA line and SCL line (Write Operation)





Memory Map

The display RAM is addressed with the row and column number in sequence. The display RAM consists of four register groups: Character & Attribute Registers, Row Attribute Registers, Frame Control Registers and PWM Control Registers. As the display area in a monitor screen is 30 columns by 15 rows, the related Character & Attribute Registers are also 30 columns by 15 rows. Each register contains a character address and an attribute corresponding to display location on a monitor screen. And one register is composed of 16 bits. The lower 9 bits select characters out of 464 ROM fonts. The upper 7 bits are assigned to give a character attribute to a selected font. Row Attribute Registers occupy the 31th column of Display RAM and provide the row attribute of a blank mode, raster color, raster color intensity, character color intensity, horizontal character size, vertical character size. Frame Control Registers and PWM Control Registers are located at the 16th row.

The content of each register is described in Figure 5 and following register set.



Figure 5. Memory Map of Display Registers



ROM Fonts

S5D2501F is able to supply 464 ROM fonts for describing an OSD icon. So a multi-language OSD icon can be generated. 448 fonts of 464 ROM fonts are standard fonts and 16 fonts are multi-color fonts as following figure. The standard font \$000 is reserved for blank data.

Each multi-color font consists of 4-color attribute ROM fonts as following figure.



Figure 6. Array of ROM Fonts



Window , Window Shadowing and Bordering



Scroll

The scrolling function is to display or erase a character slowly from the top line to the bottom. The scrolling time is controlled by 'ScrT'bit of the frame control registers. If 'ScrT' bit is high, then the time is 1 sec. Otherwise, 0.5 sec.



Character Bordering & Shadowing







S5D2501F

Character Height Control

Two examples of the height-controlled character are shown in the following figure. The height control is performed by repeating some lines. The repeating line-number comes from the equation below.

[# of the repeating lines = $2 + N \times M$],

where N = 1,2,3,... and M = round{14 \div (CH[5:0]-18)}.

If the M value is less than or equal to 1, all the lines of the standard font are repeated once or more. This is described as following.

(i) If CH[5:0] is greater than 32, and less than or equal to 46 (32 < CH[5:0] ≤ 46), then all lines are repeated once or twice. The lines repeated twice are selected by the following equation.
 [# of the repeating lines = 2 + N × M], where N = 1,2,3,... and M= round{14÷(CH[5:0]-32)}.

(ii) If CH[5:0] is greater than 46, and less than or equal to 60 (46 < CH[5:0] ≤ 60), then all lines are repeated twice or three times. The lines repeated three times are selected by the following equation.
[# of the repeating lines = 2 + N × M], where N = 1,2,3,... and M= round{14÷(CH[5:0]-46)}.

iii) If CH[5:0] is greater than 60, and less than or equal to 64 (60 < CH[5:0] ≤ 64), then all lines are repeated three or four times. The lines repeated four times are selected by the following equation.
[# of the repeating lines = 2 + N × M], where N = 1,2,3,... and M= round{14+(CH[5:0]-60)}.

The repeating line-number is limited to 16.





Standard Font(12*18)

Standard font in more higher vertical resolution

Height-controlled font



OSD PROCESSOR FOR MONITORS

PWM OUTPUT



The frequency of PWM signal (fPWM) is dependent on the horizontal flyback signal frequency and horizontal mode (320dots/line, ...) as shown in the following table.

Horizontal Mode	320 dots/line (fpwм)	480 dots/line (fрwм)	640 dots/line (fрwм)	800 dots/line (fpwм)
15kHz < Hf < 20kHz			(640/256) * Hf	(800/256) * Hf
20kHz < Hf < 35kHz		(480/256) * Hf		
35kHz < Hf < 50kHz	(320/256) * Hf		(640/256) * (Hf/2)	(800/256) * (Hf/2)
50kHz < Hf < 65kHz		(480/256) * (Hf/2)		
65kHz < Hf < 80kHz				
80kHz < Hf < 95kHz			(640/256) * (Hf/4)	(800/256) * (Hf/4)
95kHz < Hf < 110kHz	(320/256) * (Hf/2)			
110kHz < Hf < 120kHz				



FRAME CONTROL & TIMING

Figure 7 shows the composition of display frame with the OSD characters.



Figure 7. Frame Composition with the OSD Characters

User can determine the dot frequency by the equation of H freq. x the number of horizontal resolution. And the number of horizontal resolution is determined by the bit9 - 8 (dot 1,dot 0) of the frame Control registers-1. If dot 0 = "0", dot 1 = "0", then the dot frequency is calculated by the equation of H freq. \times 320. If the H freq. = 15 kHz, then the dot frequency is 15 kHz \times 320 = 4.8 MHz.

If dot 0 = "1", dot 1 = "1" and the horizontal frequency is 120 kHz, then the dot frequency is 120 kHz \times 800 = 96 MHz. 96 MHz is the maximum clock frequency in this processor.



REGISTER DESCRIPTION

	E	D	<u> </u>	В	A	9	8	7	6	5	4	3	2	1	0
BINV	BOX1	BOX0	В	G	RE	Blink/FINT	C8	C7	C6	C5	C4	C3	C2	C1	CO
4		Chara	acter A	ttribute					— Ch	aracter	Code(464 Fo	nts) —		
● Ro 	E BREN	ibute I D INTE	C C CBli	BOXE	A BORD	4, Colur 9 SHA	8 RB	7 RG ster Co	6 RR	5 RINT ←Inter	4 CINT hsity →	 HZ1 ◀─── (2 HZ0 Charact	1 VZ1 er Size	0 VZC
Fra	e me C E Fde	D FdeT	Regist	er 0: B	Row1	5, Colur 9 WBOR	8	7	6 Erase	5 EN	4 Scrl	3 ScrT	2 Bli1	1 Bli0	0 Bli1
♦ Fra	ame C	ontrol	Regist	er 1 :	Row1	ō, Colur	nn01		L	L	LI		L1		
F	E	D	C	В	A	9	8	7	6	5	4	3	2	1	0
CP1	CP0	Fpll	HF2	HF1 Control	HF0	dot 1	dot0	-	FBLK	CH5	CH4	CH3 acter He	CH2	CH1	СН
F HP7	E HP6			в HP3 Start P		9 HP1	8 HP0	7 VP7	6 VP6	5 VP5 Ver	4 VP4 tical Si	3 VP3 tart Pos	2 VP2 Sition	1 VP1	0 VP0
🕨 Fra	ame C	D D	Regist c	er3:		5, Colur 9	nn03 8	7	C	~		2	2	4	0
		U	C		A	9	0	7	6	5	4 STC4	3 STC3	2 STC2	1 STC1	0 STC
F	DC1	Den	Dep	DOC	DCD	DOI	CLDJ	CTDO	QTD4			3163	1 3162	3101	310
F RS2	RS1	RS0	RSB	RSG ow Sp	RSR ace Co	RSI	STR3	STR2		•					
F RS2 RC	ow Spa	ace	<mark></mark> R	ow Sp	ace Co		•	STR2		•		Position 3		1	0
F RS2 RC	ow Spa	ontrol	Regist	ow Spa	ace Co Row1	5, Colur	⊸ nn04		\	Window	Start	Positior	יייייייייייייייייייייייייייייייייייייי	1 SPC1	-
F RS2 RC F F -	ame C E BW1	ontrol D BW0	Regist c HW1	ow Sp er 4 : B HW0	Row1 A VW1	lor 5, Colu n 9 VW0	⊲ nn04 8	7	6 SPR1	5 SPR0	4 SPC4	Positior 3	2 SPC2	-	-
F RS2 ← Rc F F -	ame C E BW1	ontrol D BW0	Regist C HW1	ow Sp. er 4 : в HW0 w15, Са	Row1: A VW1	5, Colu n 9 VW0	8 SPR3	7 SPR2	6 SPR1	5 SPR0 Window	4 SPC4 / Stop	3 SPC3 Positior	2 SPC2 1	SPC1	SPC
F RS2 ← Rc ← Fra F - F PV F	ame C E BW1	ontrol D BW0	Regist c HW1	ow Sp er 4 : B HW0	Row1 A VW1	lor 5, Colu n 9 VW0	■ nn04 8 8	7 SPR2 7	6 SPR1	5 SPR0	4 SPC4	Position 3 SPC3	2 SPC2	-	SPC 0
F RS2 ← Rc F F -	ame C E BW1	ace ontrol □ BW0 gisters □	Regist C HW1	ow Sp. er 4 : в HW0 w15, Са	A CC CC Row1!	5, Colu n 9 VW0	8 SPR3	7 SPR2	6 SPR1	5 SPR0 Window 5	4 SPC4 7 Stop 4	3 SPC3 Positior	2 SPC2 1 2	SPC1	SPC

'-' ; I

Table 4. Register Description

Registers	Bits				D	escription			
Character & Attribute Register (Row 00—14,	C8—C0 (Bit 8—0)	Charac	ter Cod	e Addre	ess of 4	64 ROM Fonts.			
Column 00—29)	Blink (Bit 9)	Set this by the ' If 'INTE	Bli T' bi E' bit is h	ctivate t and th nigh, thi	e duty i s bit cor	king effect. The blinking period is set s selected by the 'Bli 0' and 'Bli 1' bits. ntrols the font intensity combined with ollowing table.			
		INTE	Blink	RINT	CINT	Function			
		0	0	-	-	Normal			
		0	1	-	-	Blink			
		1	0	-	-	Normal			
		1	1	0	1	Character Intensity			
		1	1	1	0	Raster Intensity			
		1	1	1	1	Character & Raster Intensity			
	(Bit C—A) BOX 1, BOX0 (Bit E, D)	 given by 'CINT' bit of Row Attribute Regisers. So you can select up to 16 colors. If a multi-color font this bits must be set to all 0's. Character Box Drawing. The combinations of this two bits generate four differe 							
			OFF A A A So used for raster color by setting the of a font is determined by this bits if						
			BOXE' that of r			ty of raster color selected here is higher			



Registers	Bits				Description
Character & Attribute Register	BINV (Bit F)	The	x Inversion. e box drawir x from blacl		d by the bit E and D is changed to white ersely.
Row Attribute Register (Row 00 — 14, Column 30)	VZ1,VZ0 (Bit 1, 0)	Ver	tical Charac tical charac as followir	ter size is o	ontrol. determined by the combinations of this two
			VZ1	VZ0	Vertical Character Size
			0	0	1X
			0	1	2X
			1	0	3X
			1	1	4X
	HZ1,HZ0 (Bit 3, 2)	Th	s two bits a	character s following	size is determined by the combinations of table.
			HZ1	HZ0	Horizontal Character Size
			0	0	1X
			0	1	2X
			1	0	3X 4X
	CINT (Bit 4)	lf I	naracter Col NTE, Blink the same ro	and this bit	<i>i.</i> t is set, the color intensity of characters
	RINT (Bit 5)	lf I	aster Color I NTE, Blink the same ro	and this bit	t is set, the color intensity of rasters
	RB,RG,RR (Bit 8—6)	8 d giv	colors can b	e selected I' bit of Rov	ed by these bits. and the color intensity of a character is w Attribute Registers. 16 colors.
	SHA (BIT 9)		naracter Sha et this bit to a		aracters shadowing.
	BORD (Bit A)		naracter Bor et this bit to	•	aracters bordering.



Registers	Bits	Description
Row Attribute Register	BOXE (Bit B)	BOX Enable. If this bit is set, Bit F-D in the Character & Attribute Registers are used for the box-drawing function. Otherwise,those are used for raster color of a font. Even though the raster color attribute is given by Bit 8-6 in the row attribute registers, the priority of Bit F-D in the character & attribute registers is higher.
	CBli (Bit C)	Color Blink Enable. If this bit is high, color blinking effect is activated. The color effect is to repeat color inversion between character and raster. Color blinking time and the duty is controlled byBil T, Bil 1 and Bli 0.
	INTE (Bit D)	Intensity Enable. If this bit and Blink bit(CHARACTERATTRIBUTE) is high, character and raster intensity can be controlled.
	BREN (Bit E)	Back Raster Enable. If this bit is high and back raster color is black, back raster color is blank.
	Bit F	Reserved



Registers	Bits	Description				
Frame Control Register 0 (Row 15, Column 00)	Bli T (Bit 0)	Blink Time Control. If this bit is high, the blink time is 0.5 sec. Otherwise, 1 sec.				
	Bli 1,Bli 0 (Bit 2,1)	Blinking Duty Control. The blinking duty is controlled by the combination of this two following.				
		Bli 1	Bli 0	Blinking Duty		
		0	0	Blink Off		
		0	1	Duty 25%		
		1	0	Duty 50%		
		1	1	Duty 75%		
	ScrT (Bit 3)	Scroll Time Control. If this bit is high, the scroll time is 1 sec. Otherwise, 0.5 sec.				
	Scrl (Bit 4)	Scroll Enable. The scroll display is activated by setting this bit high.				
	EN (Bit 5)	OSD Enable. The character display is controlled by this bit. If this bit is high, OSD is enable. Otherwise, disable.				
	Erase (Bit 6)	RAM Erasing. RAM data are erased by setting this bit.				
	WSHA (Bit 8)	Window Shadowing. Set this bit to activate window shadowing.				
	WBOR (Bit 9)	Window Bordering. Set this bit to activate window bordering.				
	WC (Bit A)	White/black selection of window border and shadow. If this bit is high, the color of window border and shadow is white. Otherwise, black.				
	HPOL (Bit B)	Polarity of Horizontal Fly Back Signal. Positive 1, Negative 0				
	VPOL (Bit C)	Polarity of Vertical Fly Back Signal. Positive 1, Negative 0				
	FdeT (Bit D)	Fade-in and fade-out Time Control. If this bit is high, the time is 1 sec. Otherwise, 0.5 sec.				
	Fde (Bit E)	Fade-in and fade-out Enable. The fade-in and fade-out effect is activated by setting this bit high.				
	Bit F	Reserved.				



Registers	Bits	Description			
Frame Control Register 1 (Row 15, Column 01)	CH5—CH0 (Bit 5—0)	Character Height Control. The vertical character size is determined by the bit 'VZ1' and VZ0'. This six bits are available to get a proper character height by setting a binary value. According to the value made by this six bits, the character height is determined. If the value is 32, the number of vertical pixel of character font is 32. Eventually, the character height is expanded from 18 to 63. The binary vlaue must be greater than 18.			
	FBLK (Bit 6)	It determines the configuration of FBLK output pin. When it is clear, FBLK pin outputs high during displaying characters or rasters. Otherwise,FBLK pin outputs high only during displaying characters.			
	dot 1,dot 0 (Bit 9,8)	This two bits determine the number of dots per horizontal line. Refer to following table.			
		dot 1	dot 0	No. of Dots	
		0	0	320 dots/line	
		0	1	480 dots/line	
		1	0	640 dots/line	
		1	1	800 dots/line	
	HF2—HF0 (Bit C—A)	These three bits decide horizontal frequency range (region). Please refer to Application Note for more information.			
	FPLL (Bit D)	If this bit is high, the VCO block of OSD_PLL operates on full range (4 MHz - 96 MHz).			
Frame Control Register 1 (Row 15, Column 01)	CP 1,CP 0	This bit controls charge pump output current.			
	(Bit F,E)	CP 1	CP 0	Charge Pump Current	
		0	0	0.75mA	
		0	1	1 mA	
		1	0	1.25mA	
		1	1	1.5 mA	
Frame Control Register 2 (Row 15, Column 02)	VP7—VP0 (Bit 7—0)	Vertical Start Position Control. It means the top margin height from the V-sync reference edge. (= VP[7:0] \times 4)			
	HP7—HP0 (Bit F—8)	Horizontal Start Position Control. It means the horizontal display delay from the H-sync reference edge to the 1'st pixel position of characters. (= HP[7:0] \times 6)			



Registers	Bits	Description
Frame Control Register 3 (Row 15, Column 02)	STC 4 —STC 0	Window Start Column Position. It means the column address that window starts from.
	STR 3 —STR 0	Window Start Row Position. It means the row address that window starts from.
	RSI	Row Space Color Intensity.
	RSR,RSG, RSB	Row Space Color Attribute.
	RS2—RS0 (Bit F—D)	Row Space. It means the line number between a character row and the next row. The defaut value is 0. (line number for spacing = $RS[2:0] \times 2$)
Frame Control Register 4 (Row 15, Column 04)	SPC 4— SPC 0	Window Stop Column Position. It means the column address that window stops on.
	SPR 3— SPR 0	Window Stop Row Position. It means the row address that window stops on.
	VW 1, 0	Vertical width of window shadowing.
	HW 1, 0	Horizontal width of window shadowing.
	BW 1, 0	Width of window bordering.
PWM Registers (Row 15, Column 05 - 08)	Bit 7— 0	This 8-bit value decides the output duty cycle and waveforms of PWM for channel 1,3,5 and 7.
	Bit F—8	This 8-bit value decides the output duty cycle and waveforms of PWM for channel 2,4,6 and 8.



APPLICATION CIRCUIT



