

# S-82K3B/K4B Series

BATTERY PROTECTION IC FOR 3-SERIAL OR 4-SERIAL CELL PACK WITH CONSTANT VOLTAGE OUTPUT PIN FOR REAL-TIME CLOCK ENABLING ANY ORDER OF BATTERY CONNECTION

www.ablic.com (SECONDARY PROTECTION)

© ABLIC Inc., 2024 Rev.1.0\_00

This IC is used for secondary protection of lithium-ion rechargeable batteries, and incorporates high-accuracy voltage detection circuits and delay circuits. The S-82K3B Series enable connection of 3-serial cell, and the S-82K4B Series enable connection of 4-serial cell.

This IC provides a wake-up function to prevent the fuse from blowing during battery connection, and allows the lithium battery to be connected in any order.

Since this IC also comes with a constant voltage output circuit capable of outputting 1.5 V to 3.3 V, it can be used as a constant-voltage power supply for an external RTC (Real-Time clock IC).

#### ■ Features

• High-accuracy voltage detection circuit for each cell

Overcharge detection voltage n 3.600 V to 5.000 V (5 mV step) Accuracy  $\pm 15$  mV (Ta =  $\pm 25$ °C)

Accuracy  $\pm 20 \text{ mV}$  (Ta =  $-10^{\circ}\text{C}$  to  $+60^{\circ}\text{C}$ )

Overcharge release voltage n\*1 3.600 V to 5.000 V Accuracy ±50 mV VRTC pin shutdown voltage n 2.500 V to 2.800 V (100 mV step) Accuracy ±50 mV

• The wake-up function monitoring battery connection prevents CO pin output errors during battery connection

• CO pin output voltage is limited to 7.5 V max.

• VRTC pin output voltage: 1.500 V to 3.300 V (100 mV step) Accuracy ±2% (Ta = +25°C)

VRTC pin output current:
 2 mA max.

• Wide operation temperature range: Ta =  $-40^{\circ}$ C to  $+85^{\circ}$ C

· Low current consumption

During operation ( $V_{CU} - 1.0 \text{ V}$  for each cell): 4.0  $\mu$ A max. During VRTC pin shutdown ( $V_{RSD} - 1.0 \text{ V}$  for each cell): 1.0  $\mu$ A max.

• Lead-free (Sn 100%), halogen-free

\*1. Overcharge release voltage = Overcharge detection voltage – Overcharge hysteresis voltage (Overcharge hysteresis voltage can be selected from a range of 0 mV to 400 mV in 50 mV step.)

**Remark** n = 1, 2, 3, 4

## ■ Application


Lithium-ion rechargeable battery packs (for secondary protection)

### ■ Package

• DFN-8(2020)A

## ■ Block Diagrams


### 1. S-82K3B Series



Remark Diodes in the figure are parasitic diodes.

Figure 1

### 2. S-82K4B Series




Remark Diodes in the figure are parasitic diodes.

Figure 2

## **■ Product Name Structure**

### 1. Product name



- \*1. Refer to the tape drawing.
- \*2. Refer to "3. Product name list".

## 2. Package

4

**Table 1 Package Drawing Codes** 

Table 1 Table								
Package Name	Dimension	Tape	Reel	Land				
DFN-8(2020)A	IB008-A-P-SD	IB008-A-C-SD	IB008-A-R-SD	IB008-A-L-SD				

#### 3. Product name list

#### 3. 1 S-82K3B Series

#### Table 2

Product Name	Overcharge Detection Voltage [Vcu]	Overcharge Release Voltage [VcL]	VRTC Pin Output Voltage [V <sub>VRTC</sub> ]	VRTC Pin Shutdown Voltage [V <sub>RSD</sub> ]	VRTC Pin Recovery Voltage [V <sub>RST</sub> ]	Overcharge Detection Delay Time*1 [tcu]	VRTC Pin Shutdown Delay Time*1 [t <sub>RSD</sub> ]	Overcharge Timer Reset Function*2
S-82K3BAA-A8T8U	4.600 V	4.200 V	3.000 V	2.500 V	2.700 V	6 s	6 s	Unavailable

<sup>\*1.</sup> Overcharge detection delay time, VRTC pin shutdown delay time:

1 s, 2 s, 4 s, 6 s

Available, unavailable

Remark Please contact our sales representatives for products other than the above.

#### 3. 2 S-82K4B Series

#### Table 3

Product Name	Overcharge Detection Voltage [Vcu]	Overcharge Release Voltage [VcL]	VRTC Pin Output Voltage [V <sub>VRTC</sub> ]	VRTC Pin Shutdown Voltage [V <sub>RSD</sub> ]	VRTC Pin Recovery Voltage [V <sub>RST</sub> ]	Detection	VRTC Pin Shutdown Delay Time*1 [t <sub>RSD</sub> ]	Overcharge Timer Reset Function*2
S-82K4BAA-A8T8U	4.600 V	4.200 V	3.000 V	2.500 V	2.700 V	6 s	6 s	Unavailable

**<sup>\*1.</sup>** Overcharge detection delay time, VRTC pin shutdown delay time:

1 s, 2 s, 4 s, 6 s

Available, unavailable

Remark Please contact our sales representatives for products other than the above.

<sup>\*2.</sup> Overcharge timer reset function:

<sup>\*2.</sup> Overcharge timer reset function:

## **■** Pin Configuration

## 1. DFN-8(2020)A

Top view



Bottom view



Figure 3

Table 4 S-82K3B Series

Pin No.	Symbol	Description
1	VDD	Positive power supply input pin
2	VC1	Positive power supply input pin
3	VC2	Positive voltage connection pin of battery 1
4	VC3	Negative voltage connection pin of battery 1, Positive voltage connection pin of battery 2
5	VC4	Negative voltage connection pin of battery 2, Positive voltage connection pin of battery 3
6	VSS	Negative power supply input pin, Negative voltage connection pin of battery 3
7	СО	FET gate connection pin for charge control
8	VRTC	Voltage output pin for Real-time Clock (RTC)

Table 5 S-82K4B Series

Pin No.	Symbol	Description
1	VDD	Positive power supply input pin
2	VC1	Positive power supply input pin
		Positive voltage connection pin of battery 1
3	VC2	Negative voltage connection pin of battery 1,
3	VC2	Positive voltage connection pin of battery 2
4	VC3	Negative voltage connection pin of battery 2,
4	VC3	Positive voltage connection pin of battery 3
5	VC4	Negative voltage connection pin of battery 3,
5	VC4	Positive voltage connection pin of battery 4
	VCC	Negative power supply input pin,
6	VSS	Negative voltage connection pin of battery 4
7	СО	FET gate connection pin for charge control
8	VRTC	Voltage output pin for Real-time Clock (RTC)

<sup>\*1.</sup> Connect the heat sink of backside at shadowed area to the board, and set electric potential open or Vss.

## ■ Absolute Maximum Ratings

Table 6

(Ta = +25°C unless otherwise specified)

Item	Symbol	Applied Pin	Absolute Maximum Rating	Unit
Input voltage between VDD pin and VSS pin	V <sub>DS</sub>	VDD	$V_{SS} - 0.3$ to $V_{SS} + 28$	V
Input voltage between VC1 pin and VSS pin	V <sub>VC1</sub>	VC1	$V_{SS} - 0.3$ to $V_{SS} + 28$	V
Input pin voltage	V <sub>IN</sub>	VC2, VC3, VC4	$V_{SS}-0.3$ to $V_{VC1}+0.3$	V
CO pin output voltage	Vco	CO	$V_{SS}-0.3$ to $V_{SS}+8$	V
VRTC pin output voltage	V <sub>VRTC</sub>	VRTC	$V_{SS} - 0.3 \text{ to } V_{SS} + 6$	V
Operation ambient temperature	T <sub>opr</sub>	-	-40 to +85	°C
Storage temperature	T <sub>stg</sub>	-	-40 to +125	°C

Caution The absolute maximum ratings are rated values exceeding which the product could suffer physical damage. These values must therefore not be exceeded under any conditions.

### ■ Thermal Resistance Value

Table 7

Item	Symbol	Condition		Min.	Тур.	Max.	Unit
Junction-to-ambient thermal resistance*1		DFN-8(2020)A	Board A	_	242	1	°C/W
	θја		Board B	_	182	ĺ	°C/W
			Board C	_	1	ĺ	°C/W
			Board D	1	_	_	°C/W
			Board E	-	_	_	°C/W

<sup>\*1.</sup> Test environment: compliance with JEDEC STANDARD JESD51-2A

**Remark** Refer to "■ **Power Dissipation**" and "**Test Board**" for details.

## **■** Electrical Characteristics

Table 8

(Ta = +25°C unless otherwise specified)

			(1a – -	-23 C un	less other	wise s	becilied)
ltem	Symbol	Condition	Min.	Тур.	Max.	Unit	Test Circuit
Detection Voltage							
Overcharge detection voltage n	Vcun	Ta = +25°C	V <sub>CU</sub> - 0.015	Vcu	V <sub>CU</sub> + 0.015	V	1
(n = 1, 2, 3, 4)	<b>V</b> CUn	Ta = $-10^{\circ}$ C to $+60^{\circ}$ C*1	V <sub>CU</sub> - 0.020	Vcu	V <sub>CU</sub> + 0.020	>	1
Overcharge release voltage n (n = 1, 2, 3, 4)	V <sub>CLn</sub>	-	V <sub>CL</sub> - 0.050	VcL	V <sub>CL</sub> + 0.050	>	1
VRTC pin shutdown voltage n (n = 1, 2, 3, 4)	V <sub>RSDn</sub>	-	V <sub>RSD</sub> - 0.050	V <sub>RSD</sub>	V <sub>RSD</sub> + 0.050	>	2
VRTC pin recovery voltage n (n = 1, 2, 3, 4)	V <sub>RSTn</sub>	-	V <sub>RST</sub> – 0.100	V <sub>RST</sub>	V <sub>RST</sub> + 0.100	٧	2
Input Voltage							
Operation voltage between VDD pin and VSS pin	V <sub>DSOP</sub>	-	3.6	-	24	V	-
Output Voltage	_		_				
CO pin output voltage "H"	V <sub>COH</sub>	_	4.0	6.0	7.5	٧	2
Input Current							
Current consumption during operation	IOPE	V1 = V2 = V3 = V4 = V <sub>CU</sub> - 1.0 V	_	2.0	4.0	μΑ	2
Current consumption during VRTC pin shutdown	IOPED	V1 = V2 = V3 = V4 = V <sub>RSD</sub> - 1.0 V	-	-	1.0	μΑ	2
VC1 pin input current	Ivc1	V1 = V2 = V3 = V4 = V <sub>CU</sub> - 1.0 V	-	_	3.7	μΑ	2
VCn pin input current (n = 2, 3, 4)	Ivcn	V1 = V2 = V3 = V4 = V <sub>CU</sub> - 1.0 V	-0.42	0	_	μА	2
Output Current							
CO pin source current	Ісон	_	-	I	-20	μΑ	2
CO pin sink current	Icol	_	300	ı	_	μΑ	2
Delay Time							
Overcharge detection delay time	tcu	_	$t_{\text{CU}} \times 0.7$	tcu	$t_{\text{CU}} \times 1.3$	s	2
Overcharge release delay time	tcL	_	8	16	32	ms	2
Overcharge timer reset delay time	t <sub>TR</sub>	With overcharge timer reset function	6	12	20	ms	-
Transition time to test mode	t <sub>TST</sub>	_	-	_	10	ms	_
VRTC pin shutdown delay time	t <sub>RSD</sub>	_	$t_{\text{RSD}} \times 0.7$	t <sub>RSD</sub>	$t_{\text{RSD}} \times 1.3$	S	2
Wake-up delay time	twu	_	1	2	3	S	2
VRTC Pin Output					,		
VRTC pin output voltage	VVRTC	I <sub>VRTC</sub> = 10 μA, SW2 = ON, V1 = V2 = V3 = V4 = 3.5 V	V <sub>VRTC</sub> × 0.98	Vvrtc	V <sub>VRTC</sub> × 1.02	<b>V</b>	2
VRTC pin output current	Ivrtc	_	_	_	2	mA	_

**<sup>\*1.</sup>** Since products are not screened at high and low temperature, the specification for this temperature range is guaranteed by design, not tested in production.

#### **■** Test Circuit




Figure 4 Test Circuit 1




Figure 5 Test Circuit 2

In the initial status of the test circuit, SW1 and SW2 should be OFF. This section provides explanations of test items using test circuit 1 and test circuit 2.

# 1. Overcharge detection voltage n (V<sub>CUn</sub>), overcharge release voltage n (V<sub>CLn</sub>) (Test Circuit 1)

After setting V0 = 0 V and V1 = V2 = V3 = V4 =  $V_{CU} - 0.1 \text{ V}$ , V1 is gradually increased. When the CO pin becomes "H" ( $V_{COH}$ ), the voltage of V1 is defined as the overcharge detection voltage 1 ( $V_{CU1}$ ). After that, set V1 =  $V_{CU} + 0.1 \text{ V}$  and V2 = V3 = V4 = 3.5 V, and then V1 is gradually decreased. When the CO pin becomes "L" ( $V_{SS}$ ), the voltage of V1 is defined as the overcharge release voltage 1 ( $V_{CL1}$ ).

Overcharge detection voltage n ( $V_{CUn}$ ) and overcharge release voltage n ( $V_{CLn}$ ) can be determined in the same way as when n = 1.

# 2. VRTC pin shutdown voltage n (V<sub>RSDn</sub>), VRTC pin recovery voltage n (V<sub>RSTn</sub>) (Test Circuit 2)

After setting V0 = 0 V and V1 = V2 = V3 = V4 = 3.5 V, V1 is gradually decreased. When the VRTC pin output becomes V<sub>SS</sub>, the voltage of V1 is defined as the VRTC pin shutdown voltage 1 (V<sub>RSD1</sub>). After that, set V1 = V<sub>RSD</sub> – 0.15 V and V2 = V3 = V4 = 3.5 V, and then V1 is gradually increased. When the VRTC pin output voltage becomes the VRTC pin output voltage (V<sub>VRTC</sub>), the voltage of V1 is defined as the VRTC pin recovery voltage 1 (V<sub>RST1</sub>).

VRTC pin shutdown voltage n ( $V_{RSDn}$ ) and VRTC pin recovery voltage n ( $V_{RSTn}$ ) can be determined in the same way as when n = 1.

# 3. CO pin output voltage "H" (V<sub>COH</sub>) (Test Circuit 2)

The CO pin output voltage "H" ( $V_{COH}$ ) is the voltage between the CO pin and the VSS pin when V0 = 0 V, V1 = 5.1 V, and V2 = V3 = V4 = 3.5 V.

# 4. Current consumption during operation (I<sub>OPE</sub>), current consumption during VRTC pin shutdown (I<sub>OPED</sub>) (Test Circuit 2)

The current consumption during operation ( $I_{OPE}$ ) is the total of the currents that flow in the VDD, VC1, VC2, VC3, and VC4 pins after setting V0 = 0 V and V1 = V2 = V3 = V4 = V<sub>CU</sub> - 1.0 V. The current consumption during VRTC pin shutdown ( $I_{OPED}$ ) is the total of the currents that flow in the VDD, VC1, VC2, VC3, and VC4 pins after setting V0 = 0 V and V1 = V2 = V3 = V4 = V<sub>RSD</sub> - 1.0 V.

### CO pin source current (Ісон) (Test Circuit 2)

Set SW1 to ON after setting V0 = 0 V, V1 = 5.1 V, V2 = V3 = V4 = 3.5 V, and V5 =  $V_{COH} - 0.5$  V. The CO pin current is the CO pin source current ( $I_{COH}$ ) at that time.

# 6. CO pin sink current (IcoL) (Test Circuit 2)

Set SW1 to ON after setting V0 = 0 V, V1 = V2 = V3 = V4 = 3.5 V, and V5 = 0.5 V. The CO pin current is the CO pin sink current ( $I_{COL}$ ) at that time.

# 7. Overcharge detection delay time (tcu), overcharge release delay time (tcl) (Test Circuit 2)

After setting V0 = 0 V and V1 = V2 = V3 = V4 = 3.5 V, V1 is increased to 5.1 V. The overcharge detection delay time (t<sub>CU</sub>) is the time period until the CO pin becomes "H". After that, decrease V1 to 3.5 V. The overcharge release delay time (t<sub>CL</sub>) is the time period until the CO pin becomes "L".

# 8. VRTC pin shutdown delay time (t<sub>RSD</sub>) (Test Circuit 2)

After setting V0 = 0 V and V1 = V2 = V3 = V4 = 3.5 V, V1 is decreased to 2.4 V. The VRTC pin shutdown delay time ( $t_{RSD}$ ) is the time period until the VRTC pin output begins invert.

## ■ Operation

Remark Refer to "■ Battery Protection IC Connection Examples".

#### 1. Wake-up function operation during battery connection

The IC monitors whether or not all batteries have been connected to prevent CO pin output errors during battery connection from blowing the protection fuse. When all batteries have been connected, the IC transitions to the normal status. This is what we call the wake-up function. When 3.5 V or higher voltage batteries are connected to all battery connection pins and this state continues for at least the wake-up delay time ( $t_{WU}$ ) = 2.0 s typ., the VRTC pin outputs the VRTC pin output voltage ( $V_{VRTC}$ ) and the device enters the normal status.

No other operations are possible until the IC is in the normal status. The wake-up function is disabled when the IC enters the normal status and is enabled access to other operations.

#### 2. Normal status

When all battery voltages are higher than the VRTC pin shutdown voltage n ( $V_{RSDn}$ ) but lower than overcharge detection voltage n ( $V_{CUn}$ ), the CO pin outputs "L" and the VRTC pin outputs  $V_{VRTC}$ . This status is called the normal status.

#### 3. Overcharge status

When the voltage of any of all batteries exceeds the overcharge detection voltage n ( $V_{CUn}$ ) and this condition continues for the overcharge detection delay time ( $t_{CU}$ ) or longer, the CO pin outputs "H" ( $V_{COH}$ ). This status is called the overcharge status. Charge control and secondary protection can be enabled by connecting an FET to the CO pin. When all battery voltages fall below the overcharge release voltage n ( $V_{CLn}$ ) and this condition continues for the overcharge release delay time ( $t_{CL}$ ) or longer, this IC returns to the normal status.

#### 4. VRTC pin shutdown status

When the voltage of any of the batteries falls below the VRTC pin shutdown voltage n ( $V_{RSDn}$ ) and this condition continues for the VRTC pin shutdown delay time ( $t_{RSD}$ ) or longer, the VRTC pin output becomes  $V_{SS}$ . This status is called the VRTC pin shutdown status.

When all battery voltages exceed the VRTC pin recovery voltage n (V<sub>RSTn</sub>), this IC returns to the normal status.

#### 5. Overcharge timer reset function

During  $t_{CU}$ , which is from when the voltage of any of the batteries being charged exceeds  $V_{CUn}$  until charging stops, this IC has the following operations.

Even if an overcharge release noise, which temporarily forces the battery voltage below  $V_{\text{CUn}}$ , is input,  $t_{\text{CU}}$  is continuously counted as long as the overcharge release noise time is shorter than the overcharge timer reset delay time  $(t_{\text{TR}})$ . Under the same conditions, if the overcharge release noise time is  $t_{\text{TR}}$  or longer, counting of  $t_{\text{CU}}$  is reset once. After that, when  $V_{\text{CUn}}$  has been exceeded, counting of  $t_{\text{CU}}$  resumes.

#### 6. Test mode

In this IC, the overcharge detection delay time ( $t_{CU}$ ) and VRTC pin shutdown delay time ( $t_{RSD}$ ) can be shortened by entering the test mode.

The test mode can be set by retaining the VDD pin voltage 7.0 V or higher than the VC1 pin voltage for at least 10 ms (V1 = V2 = V3 = V4 = 3.5 V, Ta =  $+25 ^{\circ}\text{C}$ ). The status is retained by the internal latch and the test mode is retained even if the VDD pin voltage is decreased to the same voltage as that of the VC1 pin.

When this IC becomes the detection status after the delay time following the detection of an overcharge or VRTC pin shutdown has elapsed, the latch for retaining the test mode is reset and this IC is released from the test mode.





Figure 6

Caution 1. Set the test mode when no batteries are overcharged.

2. The overcharge timer reset delay time  $(t_{TR})$  is not shortened in the test mode.

## **■** Timing Charts

1. Wake-up function operation during battery connection (S-82K4B Series)



## 2. Overcharge detection operation (With overcharge timer reset function)




Figure 8

## 3. VRTC pin shutdown operation




Figure 9

## 4. Overcharge timer reset operation (With overcharge timer reset function)





Figure 10

## ■ Battery Protection IC Connection Examples

### 1. S-82K3B Series (3-serial cell)



**\*1.** This IC limits its CO pin output voltage to 7.5 V max., so a FET with the gate withstand voltage of 8 V can be used.

Figure 11

**Table 9 Constants for External Components** 


No.	Part	Min.	Typ.*1	Max.	Unit
1	R1 to R3	1	1	1	kΩ
2	C1 to C3, C <sub>VDD</sub>	0.1	0.1	1	μF
3	R <sub>VDD</sub>	100	100	1000	Ω
4	Cvr	_	0.1	_	μF

**\*1.** Accuracy of overcharge detection voltage is guaranteed by typ. value in **Table 9**. Connecting components with other values will worsen the accuracy.

## Caution 1. The co

- 1. The constants may be changed without notice.
- 2. It has not been confirmed whether the operation is normal or not in circuits other than the connection examples. In addition, the connection examples and the constants do not guarantee proper operation. Perform thorough evaluation using the actual application to set the constants.
- 3. Set the same constants to R1 to R3 and to C1 to C3 and CVDD.

### 2. S-82K4B Series (4-serial cell)



\*1. This IC limits its CO pin output voltage to 7.5 V max., so a FET with the gate withstand voltage of 8 V can be

Figure 12

**Table 10 Constants for External Components** 

No.	Part	Min.	Typ.*1	Max.	Unit
1	R1 to R4	1	1	1	kΩ
2	C1 to C4, C <sub>VDD</sub>	0.1	0.1	1	μF
3	R <sub>VDD</sub>	100	100	1000	Ω
4	C <sub>VR</sub>	_	0.1	_	μF

\*1. Accuracy of overcharge detection voltage is guaranteed by typ. value in **Table 10**. Connecting components with other values will worsen the accuracy.

#### Caution

- 1. The constants may be changed without notice.
- 2. It has not been confirmed whether the operation is normal or not in circuits other than the connection examples. In addition, the connection examples and the constants do not guarantee proper operation. Perform thorough evaluation using the actual application to set the constants.
- 3. Set the same constants to R1 to R4 and to C1 to C4 and  $C_{VDD}$ .

#### [For SCP, contact]

Dexerials Corporation Tokyo Office

Address: Mitsui Sumitomo Kaijo Tepco Building 9F, 1-6-1 Kyobashi, Chuo-ku, Tokyo 104-0031, Japan

Tel: +81-3-3538-1230 (main) https://www.dexerials.jp/en/


## ■ Precaution

- Before the battery connection, short-circuit the battery side pins R<sub>VDD</sub> and R1, shown in the figures in  **Battery Protection IC Connection Examples**".
- The application conditions for the input voltage, output voltage, and load current should not exceed the power dissipation.
- Do not apply to this IC an electrostatic discharge that exceeds the performance ratings of the built-in electrostatic protection circuit.
- ABLIC Inc. claims no responsibility for any disputes arising out of or in connection with any infringement of patents owned by a third party by products including this IC.


## ■ Characteristics (Typical Data)

### 1. Current consumption


1. 1 IOPE VS. VVC1



1. 2 IOPE vs. Ta




1. 3 loped vs. Ta




### 2. Detection voltage, release voltage


2. 1 V<sub>CU</sub> vs. Ta




2. 2 V<sub>CL</sub> vs. Ta



2. 3 V<sub>RSD</sub> vs. Ta




2. 4 V<sub>RST</sub> vs. Ta




## 3. Delay time

### 3. 1 tcu vs. Ta




3. 2 t<sub>RSD</sub> vs. Ta




## 4. Output pin


4. 1 Vcoh vs. Vvc1




4. 2 Icon vs. Vvc1




4. 3 Icol vs. Vvc1



4. 4 V<sub>VRTC</sub> vs. Ta




4. 5 VVRTC VS. VVC1



## ■ Marking Specifications

## 1. DFN-8(2020)A



(1): Blank

(2) to (4): Product code (Refer to **Product name vs. Product code**)

(5) to (7): Lot number

#### Product name vs. Product code

#### 1. 1 S-82K3B Series


Product name	Product code				
Product name	(2)	(3)	(4)		
S-82K3BAA-A8T8U	9	L	D		

#### 1. 2 S-82K4B Series

Product name	Product code				
Product name	(2)	(3)	(4)		
S-82K4BAA-A8T8U	9	L	U		

## **■** Power Dissipation

## DFN-8(2020)A



Board	Power Dissipation (P <sub>D</sub> )	
Α	0.41 W	
В	0.55 W	
С	_	
D	_	
Е	_	

# DFN-8(2020)A Test Board

## (1) Board A





Item		Specification	
Size [mm]		114.3 x 76.2 x t1.6	
Material		FR-4	
Number of copper foil layer		2	
Copper foil layer [mm]	1	Land pattern and wiring for testing: t0.070	
	2	-	
	3	-	
	4	74.2 x 74.2 x t0.070	
Thermal via		-	


## (2) Board B



Item		Specification	
Size [mm]		114.3 x 76.2 x t1.6	
Material		FR-4	
Number of copper foil layer		4	
Copper foil layer [mm]	1	Land pattern and wiring for testing: t0.070	
	2	74.2 x 74.2 x t0.035	
	3	74.2 x 74.2 x t0.035	
	4	74.2 x 74.2 x t0.070	
Thermal via		-	





No. DFN8-E-Board-SD-1.0



# No. IB008-A-P-SD-2.0


TITLE	DFN-8-E-PKG Dimensions	
No.	IB008-A-P-SD-2.0	
ANGLE	<b>\$</b>	
UNIT	mm	
ABLIC Inc.		





# No. IB008-A-C-SD-1.0


TITLE	DFN-8-E-Carrier Tape	
No.	IB008-A-C-SD-1.0	
ANGLE		
UNIT	mm	
ABLIC Inc.		




# No. IB008-A-R-SD-1.0

TITLE	DFN	l-8-E-Ree	·I
No.	IB008	B-A-R-SD-	1.0
ANGLE		QTY.	4,000
UNIT	mm		
ABLIC Inc.			

## **Land Pattern**



# Metal Mask Pattern



- Caution ① Mask aperture ratio of the lead mounting part is 100%.
  - ② Mask aperture ratio of the heat sink mounting part is 80%.
  - 3 Mask thickness: t0.12 mm

- 注意 ①リード実装部のマスク開口率は100%です。
  - ②放熱板実装のマスク開口率は80%です。
  - ③マスク厚み:t0.12 mm

TITLE	DFN-8-E -Land Recommendation	
No.	IB008-A-L-SD-2.0	
ANGLE		
UNIT	mm	
ABLIC Inc.		

No. IB008-A-L-SD-2.0

## **Disclaimers (Handling Precautions)**

- 1. All the information described herein (product data, specifications, figures, tables, programs, algorithms and application circuit examples, etc.) is current as of publishing date of this document and is subject to change without notice.
- 2. The circuit examples and the usages described herein are for reference only, and do not guarantee the success of any specific mass-production design.
  - ABLIC Inc. is not liable for any losses, damages, claims or demands caused by the reasons other than the products described herein (hereinafter "the products") or infringement of third-party intellectual property right and any other right due to the use of the information described herein.
- 3. ABLIC Inc. is not liable for any losses, damages, claims or demands caused by the incorrect information described herein.
- 4. Be careful to use the products within their ranges described herein. Pay special attention for use to the absolute maximum ratings, operation voltage range and electrical characteristics, etc.
  - ABLIC Inc. is not liable for any losses, damages, claims or demands caused by failures and / or accidents, etc. due to the use of the products outside their specified ranges.
- 5. Before using the products, confirm their applications, and the laws and regulations of the region or country where they are used and verify suitability, safety and other factors for the intended use.
- 6. When exporting the products, comply with the Foreign Exchange and Foreign Trade Act and all other export-related laws, and follow the required procedures.
- 7. The products are strictly prohibited from using, providing or exporting for the purposes of the development of weapons of mass destruction or military use. ABLIC Inc. is not liable for any losses, damages, claims or demands caused by any provision or export to the person or entity who intends to develop, manufacture, use or store nuclear, biological or chemical weapons or missiles, or use any other military purposes.
- 8. The products are not designed to be used as part of any device or equipment that may affect the human body, human life, or assets (such as medical equipment, disaster prevention systems, security systems, combustion control systems, infrastructure control systems, vehicle equipment, traffic systems, in-vehicle equipment, aviation equipment, aerospace equipment, and nuclear-related equipment), excluding when specified for in-vehicle use or other uses by ABLIC, Inc. Do not apply the products to the above listed devices and equipments.
  - ABLIC Inc. is not liable for any losses, damages, claims or demands caused by unauthorized or unspecified use of the products.
- 9. In general, semiconductor products may fail or malfunction with some probability. The user of the products should therefore take responsibility to give thorough consideration to safety design including redundancy, fire spread prevention measures, and malfunction prevention to prevent accidents causing injury or death, fires and social damage, etc. that may ensue from the products' failure or malfunction.
  - The entire system in which the products are used must be sufficiently evaluated and judged whether the products are allowed to apply for the system on customer's own responsibility.
- 10. The products are not designed to be radiation-proof. The necessary radiation measures should be taken in the product design by the customer depending on the intended use.
- 11. The products do not affect human health under normal use. However, they contain chemical substances and heavy metals and should therefore not be put in the mouth. The fracture surfaces of wafers and chips may be sharp. Be careful when handling these with the bare hands to prevent injuries, etc.
- 12. When disposing of the products, comply with the laws and ordinances of the country or region where they are used.
- 13. The information described herein contains copyright information and know-how of ABLIC Inc. The information described herein does not convey any license under any intellectual property rights or any other rights belonging to ABLIC Inc. or a third party. Reproduction or copying of the information from this document or any part of this document described herein for the purpose of disclosing it to a third-party is strictly prohibited without the express permission of ABLIC Inc.
- 14. For more details on the information described herein or any other questions, please contact ABLIC Inc.'s sales representative.
- 15. This Disclaimers have been delivered in a text using the Japanese language, which text, despite any translations into the English language and the Chinese language, shall be controlling.

