

# S-19114xxxA Series

### AUTOMOTIVE, 125°C OPERATION, 36 V, VOLTAGE DETECTOR WITH FAST DETECTION RESPONSE, SENSE PIN REVERSE CONNECTION PROTECTION, DELAY FUNCTION (EXTERNAL DELAY TIME SETTING)

www.ablic.com

Rev.1.1 00

© ABLIC Inc., 2023

This IC, developed using CMOS technology, is a high-accuracy voltage detector. The detection voltage and release voltage are fixed internally with an accuracy of  $\pm 1.5\%$ .

Since the detection response time is as fast as 10 µs max., voltage abnormalities can be detected and notified quickly.

Apart from the power supply pin, the detection voltage input pin (SENSE pin) is also prepared, so the output is stable even if the SENSE pin voltage (V<sub>SENSE</sub>) falls to 0 V. The SENSE pin also has a built-in reverse connection protection circuit that reduces current in the SENSE pin during a reverse connection.

The release signal can be delayed by setting a capacitor externally, and the release delay time accuracy is  $\pm 20\%$  (C<sub>D</sub> = 3.3 nF). The output form is Nch open-drain output.

ABLIC Inc. offers FIT rate calculated based on actual customer usage conditions in order to support customer functional safety design.

For more information regarding our FIT rate calculation, contact our sales representatives.

# Caution This product can be used in vehicle equipment and in-vehicle equipment. Before using the product for these purposes, it is imperative to contact our sales representatives.

±1.5%

4.0 V to 12.0 V (0.05 V step)

10 ms typ. ( $C_D = 3.3 \text{ nF}$ )

 $\pm 20\%$  (C<sub>D</sub> = 3.3 nF)

Nch open-drain output

Ta =  $-40^{\circ}$ C to  $+125^{\circ}$ C

2.0 µA typ.

3.0 V to 36.0 V

10  $\mu$ s max. (S-19114 Series L / M / N / R type) 25  $\mu$ s max. (S-19114 Series P / Q / S / T type)

### Features

- Detection voltage:
- Detection voltage accuracy:
- Hysteresis width selectable from "Available" / "Unavailable":
- Detection response time:
- Release delay time:
- Release delay time accuracy:
- Current consumption:
- Operation voltage range:
- Output form:
- Built-in reverse connection protection circuit: Reduces current in the SENSE pin during a reverse connection.
- Operation temperature range:
- Lead-free (Sn 100%), halogen-free
- Withstand 45 V load dump
- AEC-Q100 in process<sup>\*1</sup>
- \*1. Contact our sales representatives for details.

# Applications

- Automotive battery voltage detection
- For automotive use (engine, transmission, suspension, ABS, related-devices for EV / HEV / PHEV, etc.)

# Packages

- SOT-23-5
- HSNT-6(2025)

### Detection response time



"Available": 2.0%, 5.0%, 10.0%

"Unavailable": 0%

# Block Diagrams

1. S-19114 Series L / P type



**\*1.** Parasitic diode

Figure 1

Product Type	Detection Response Time	Hysteresis Width	Output Form	Output Logic
L type	10 μs max.	0%	Nch open-drain output	Active "L"
P type	25 μs max.	0%	Nch open-drain output	Active "L"

### 2. S-19114 Series M / N / R / Q / S / T type



\*1. Parasitic diode

Figure 2

Product Type	Detection Response Time	Hysteresis Width	Output Form	Output Logic
M type	10 μs max.	2.0%	Nch open-drain output	Active "L"
N type	10 μs max.	5.0%	Nch open-drain output	Active "L"
R type	10 μs max.	10.0%	Nch open-drain output	Active "L"
Q type	25 μs max.	2.0%	Nch open-drain output	Active "L"
S type	25 μs max.	5.0%	Nch open-drain output	Active "L"
T type	25 μs max.	10.0%	Nch open-drain output	Active "L"

# ■ AEC-Q100 in Process

Contact our sales representatives for details of AEC-Q100 reliability specification.

# Product Name Structure

1. Product name



- \*1. Refer to the tape drawing.
- \*2. Refer to "2. Function list of product types".

#### 2. Function list of product types

#### Table 1

Product Type	Detection Response Time	Hysteresis Width	Pin Output Form	Output Logic
L type	10 μs max.	0%	Nch open-drain output	Active "L"
M type	10 μs max.	2.0%	Nch open-drain output	Active "L"
N type	10 μs max.	5.0%	Nch open-drain output	Active "L"
R type	10 μs max.	10.0%	Nch open-drain output	Active "L"
P type	25 μs max.	0%	Nch open-drain output	Active "L"
Q type	25 μs max.	2.0%	Nch open-drain output	Active "L"
S type	25 μs max.	5.0%	Nch open-drain output	Active "L"
T type	25 μs max.	10.0%	Nch open-drain output	Active "L"

#### 3. Packages

#### Table 2 Package Drawing Codes

Package Name	Dimension	Tape	Reel	Land	Stencil Opening
SOT-23-5	MP005-A-P-SD	MP005-A-C-SD	MP005-A-R-SD	-	-
HSNT-6(2025)	PJ006-B-P-SD	PJ006-B-C-SD	PJ006-B-R-SD	PJ006-B-LM-SD	PJ006-B-LM-SD

# ABLIC Inc.

# Pin Configurations

#### 1. SOT-23-5



Pin No.	Symbol	Description
1	OUT	Voltage detection output pin
2	VSS	GND pin
3	CD*1	Connection pin for release delay time adjustment capacitor
4	SENSE	Detection voltage input pin
5	VDD	Voltage input pin

#### Figure 3

\*1. Connect a capacitor between the CD pin and the VSS pin. The release delay time can be adjusted according to the capacitance.

Moreover, the CD pin is available even when it is open.

#### 2. HSNT-6(2025)

Top view						
1 2 3			6 5 4			
E	Botton	n viev	v			
6 5 4	Ð	*1	1 2 3			

-		
Pin No.	Symbol	Description
1	VDD	Voltage input pin
2	NC <sup>*2</sup>	No connection
3	SENSE	Detection voltage input pin
4	CD*3	Connection pin for release delay time adjustment capacitor
5	VSS	GND pin
6	OUT	Voltage detection output pin

Table 4

#### Figure 4

- \*1. Connect the heat sink of backside at shadowed area to the board, and set electric potential GND. However, do not use it as the function of electrode.
- \*2. The NC pin is electrically open.
  - The NC pin can be connected to the VDD pin or the VSS pin.
- **\*3.** Connect a capacitor between the CD pin and the VSS pin. The release delay time can be adjusted according to the capacitance.

Moreover, the CD pin is available even when it is open.

ABLIC Inc.

# ■ Absolute Maximum Ratings

#### Table 5

(Ta = –40°C to +125°C unless otherwise specified				
Symbol	Absolute Maximum Rating	Unit		
V <sub>DD</sub>	$V_{SS} - 0.3$ to $V_{SS} + 45.0$	V		
VSENSE	$V_{SS} - 30.0$ to $V_{SS} + 45.0$	V		
Vcd	$V_{\text{SS}} - 0.3$ to $V_{\text{DD}} + 0.3 \leq V_{\text{SS}} + 7.0$	V		
Vout	$V_{\text{SS}}-0.3$ to $V_{\text{SS}}+45.0$	V		
Ιουτ	25	mA		
Tj	-40 to +150	°C		
Topr	-40 to +125	°C		
T <sub>stg</sub>	-40 to +150	°C		
	Symbol VDD VSENSE VCD VOUT IOUT Tj Topr	$\begin{tabular}{ c c c c c c } \hline Symbol & Absolute Maximum Rating \\ \hline V_{DD} & V_{SS} - 0.3 \ to \ V_{SS} + 45.0 \\ \hline V_{SENSE} & V_{SS} - 30.0 \ to \ V_{SS} + 45.0 \\ \hline V_{CD} & V_{SS} - 0.3 \ to \ V_{DD} + 0.3 \le V_{SS} + 7.0 \\ \hline V_{OUT} & V_{SS} - 0.3 \ to \ V_{SS} + 45.0 \\ \hline I_{OUT} & 25 \\ \hline T_{j} & -40 \ to + 150 \\ \hline T_{opr} & -40 \ to + 125 \\ \hline \end{tabular}$		

Caution The absolute maximum ratings are rated values exceeding which the product could suffer physical damage. These values must therefore not be exceeded under any conditions.

Table 6

# Thermal Resistance Value

Item	Symbol	Condi	tion	Min.	Typ.	Max.	Unit
			Board A	_	192	_	°C/W
			Board B	_	160	-	°C/W
	Αιθ	SOT-23-5	Board C	_	-	_	°C/W
			Board D	_	-	_	°C/W
lunchion to employed the model register of *1			Board E	_	-	_	°C/W
Junction-to-ambient thermal resistance*1			Board A	_	180	_	°C/W
			Board B	_	128	_	°C/W
		HSNT-6(2025)	Board C	_	43	_	°C/W
			Board D	_	44	_	°C/W
			Board E	_	36	_	°C/W

\*1. Test environment: compliance with JEDEC STANDARD JESD51-2A

**Remark** Refer to "**■ Power Dissipation**" and "**Test Board**" for details.

# Electrical Characteristics

		Table 7	Ta = –40°C	to +125°C	unless oth	erwise s	pecified)
Item	Symbol	Condition	Min.	Тур.	Max.	Unit	Test Circuit
Detection voltage <sup>*1</sup>	Vdet	$\begin{array}{l} V_{\text{DD}} = 13.5 \ \text{V}, \\ 4.0 \ \text{V} \leq V_{\text{DET}(S)} \leq 12.0 \ \text{V} \end{array}$	$\begin{array}{c} V_{\text{DET(S)}} \\ \times  0.985 \end{array}$	V <sub>DET(S)</sub>	$V_{DET(S)} \times 1.015$	V	1
		L / P type (V <sub>HYS</sub> = 0%)	_	V <sub>DET</sub> × 0.00	-	V	1
Hysteresis width*2	VHYS	M / Q type (V <sub>HYS</sub> = 2.0%)	V <sub>DET</sub> × 0.01	V <sub>DET</sub> × 0.02	$V_{DET} \times 0.03$	V	1
nysteresis widti -	VHYS	N / S type (V <sub>HYS</sub> = 5.0%)	V <sub>DET</sub> × 0.04	V <sub>DET</sub> × 0.05	V <sub>DET</sub> × 0.06	V	1
		R / T type (V <sub>HYS</sub> = 10.0%)	V <sub>DET</sub> × 0.09	V <sub>DET</sub> × 0.10	V <sub>DET</sub> × 0.11	V	1
Current consumption	Iss1	$V_{DD}$ = 13.5 V, $V_{SENSE}$ = $V_{REL(S)}^{*3}$ + 1 V	_	2.0	3.5	μA	2
Operation voltage	Vdd	_	3.0	Ι	36.0	V	-
Output current	Іоит	OUT pin Nch driver, $V_{DD} = 3.0 \text{ V}, V_{DS}^{*4} = 0.1 \text{ V},$ $V_{SENSE} = V_{DET(S)} - 1 \text{ V}$	0.60	_	_	mA	3
Leakage current	Ileak	OUT pin Nch driver, $V_{DD} = 36 V$ , $V_{OUT} = 36 V$ , $V_{SENSE} = V_{REL(S)}^{*3} + 1 V$	_	_	2.0	μA	3
Detection response time*5	t	L / M / N / R type	_	-	10.0	μs	4
Detection response time*5	<b>t</b> RESET	P / Q / S / T type	-	-	25.0	μs	4
Release delay time <sup>*6</sup>	<b>t</b> DELAY	C <sub>D</sub> = 3.3 nF	8.0	10.0	12.0	ms	4
SENSE pin resistance	RSENSE	_	12.3	32.2	75.0	MΩ	2
CD pin discharge ON resistance	RCDD	$V_{DD}$ = 3.0 V, $V_{CD}$ = 0.5 V	0.15	-	1.00	kΩ	-

\*1. VDET: Actual detection voltage value, VDET(S): Set detection voltage value

\*2. The Release voltage (VREL) is as follows. L / P type (hysteresis width "Unavailable"): M / N / R / Q / S / T type (hysteresis width "Available"): \*3.

 $V_{REL} = V_{DET}$  $V_{REL} = V_{DET} + V_{HYS}$ 

V<sub>REL(S)</sub>): Set release voltage value

\*4. V<sub>DS</sub>: Drain-to-source voltage of the output transistor

The time period from when the pulse voltage of  $V_{DET(S)}$  + 1.0 V  $\rightarrow$  V<sub>DET(S)</sub> – 1.0 V is applied to the SENSE pin after \*5. V<sub>SENSE</sub> reaches the release voltage once, until V<sub>OUT</sub> reaches 50% of V<sub>DD</sub>.

\*6. The time period from when the pulse voltage of  $V_{REL(S)} - 1.0 \text{ V} \rightarrow V_{REL(S)} + 1.0 \text{ V}$  is applied to the SENSE pin to when VOUT reaches 50% of VDD.

# **ABLIC Inc.**

# Test Circuits



Figure 5 Test Circuit 1



Figure 6 Test Circuit 2



Figure 8 Test Circuit 4

Figure 7 Test Circuit 3

# Standard Circuit



- \*1. C<sub>D</sub> is a release delay time adjustment capacitor. The C<sub>D</sub> should be connected directly to the CD pin and the VSS pin.
- \*2. ROUT is the external pull-up resistors for the reset output pin.

#### Figure 9

Caution The above connection diagram and constants will not guarantee successful operation. Perform thorough evaluation including the temperature characteristics with an actual application to set the constants.

# ■ Selection of Release Delay Time Adjustment Capacitor (C<sub>D</sub>)

In this IC, the release delay time adjustment capacitor ( $C_D$ ) is necessary between the CD pin and the VSS pin to adjust the release delay time ( $t_{DELAY}$ ) of the detector. Refer to "**3**. **Delay circuit**" in "**■ Operation**" for details.

# Caution Perform thorough evaluation including the temperature characteristics with an actual application to select $C_D$ .

### Explanation of Terms

#### 1. Detection voltage (VDET)

The detection voltage is a SENSE pin voltage at which the output voltage in **Figure 12** turns to "L". The detection voltage varies slightly among products of the same specification. The variation of detection voltage between the specified minimum and the maximum is called the detection voltage range (Refer to "**Figure 10 Detection Voltage**").

Example: In V<sub>DET</sub> = 10.0 V product, the detection voltage is at any point in the range of 9.85 V  $\leq$  V<sub>DET</sub>  $\leq$  10.15 V. This means that some V<sub>DET</sub> = 10.0 V product has V<sub>DET</sub> = 9.85 V and some has V<sub>DET</sub> = 10.15 V.

#### 2. Release voltage (VREL)

The release voltage is a SENSE pin voltage at which the output voltage in **Figure 12** turns to "H". The release voltage varies slightly among products of the same specification. The variation of release voltage between the specified minimum and the maximum is called the release voltage range (Refer to "**Figure 11 Release Voltage**"). The release voltage becomes the value differs from the detection voltage within the range shown below.

- M / Q type: 1% to 3% (2% typ.)
- N / S type: 4% to 6% (5% typ.)
- R / T type: 9% to 11% (10% typ.)
- Example: For R type,  $V_{DET}$  = 10.0 V product, the release voltage is at any point in the range of 10.736 V  $\leq$  V<sub>REL</sub>  $\leq$  11.267 V despite V<sub>REL</sub> = 11.0 V typ.

This means that some R type,  $V_{DET}$  = 10.0 V product has  $V_{REL}$  = 10.736 V and some has  $V_{REL}$  = 11.267 V.





Figure 12 Test Circuit of Detection Voltage and Release Voltage

#### 3. Hysteresis width (V<sub>HYS</sub>)

The hysteresis width is the voltage difference between the detection voltage ( $V_{DET}$ ) and the release voltage ( $V_{REL}$ ). Voltage difference between  $V_{REL}$  and  $V_{DET}$  is the hysteresis width ( $V_{HYS}^{*1}$ ) of the OUT pin. Setting the hysteresis width between  $V_{DET}$  and  $V_{REL}$ , prevents malfunction caused by noise on the input voltage.

\*1. Refer to "1.2 S-19114 Series M / N / R / Q / S / T type" in "
Operation" for details.

#### 4. Feed-through current

The feed-through current is a current that flows instantaneously to the VDD pin at the time of detection and release of a voltage detector.

# Operation

#### 1. Basic operation

Figure 13 and Figure 15 show that the OUT pin being pulled up by resistors (ROUT) is an example of basic operation.

#### 1.1 S-19114 Series L / P type

(1) When the power supply voltage (V<sub>DD</sub>) is the minimum operation voltage or higher, and the SENSE pin voltage (V<sub>SENSE</sub>) is the release voltage (V<sub>REL</sub>) or higher, the Nch transistor is turned off to output V<sub>DD</sub> ("H") when the output is pulled up.

At this time, the input voltage to the comparator is  $\frac{(R_B + R_C) \bullet V_{SENSE}}{R_A + R_B + R_C}$ 

- (2) When V<sub>SENSE</sub> decreases to the detection voltage (V<sub>DET</sub>) or lower (point A in **Figure 14**), the Nch transistor is turned on. And then V<sub>SS</sub> ("L") is output from the OUT pin after the elapse of the detection response time (t<sub>RESET</sub>).
- (3) Even if V<sub>SENSE</sub> further decreases to the IC's minimum operation voltage or lower, the output from the OUT pin is stable when V<sub>DD</sub> is minimum operation voltage or higher.
- (4) Even if  $V_{SENSE}$  increases,  $V_{SS}$  is output when  $V_{SENSE}$  is lower than  $V_{REL}$ .
- (5) When V<sub>SENSE</sub> increases to V<sub>REL</sub> or higher (point B in **Figure 14**), the Nch transistor is turned off. And then V<sub>DD</sub> is output from the OUT pin after the elapse of the release delay time (t<sub>DELAY</sub>) when the output is pulled up.



**\*1.** Parasitic diode

Figure 13 Operation of S-19114 Series L / P type





Figure 14 Timing Chart of S-19114 Series L / P Type

#### 1. 2 S-19114 Series M / N / R / Q / S / T type

(1) When the power supply voltage (V<sub>DD</sub>) is the minimum operation voltage or higher, and the SENSE pin voltage (V<sub>SENSE</sub>) is the release voltage (V<sub>REL</sub>) or higher, the Nch transistor is turned off to output V<sub>DD</sub> ("H") when the output is pulled up.

Since the Nch transistor (N1) is turned off, the input voltage to the comparator is  $\frac{(R_B + R_C) \bullet V_{SENSE}}{R_A + R_B + R_C}$ 

(2) Even if V<sub>SENSE</sub> decreases to V<sub>REL</sub> or lower, V<sub>DD</sub> is output when V<sub>SENSE</sub> is higher than the detection voltage (V<sub>DET</sub>). When V<sub>SENSE</sub> decreases to V<sub>DET</sub> or lower (point A in **Figure 16**), the Nch transistor is turned on. And then V<sub>SS</sub> ("L") is output from the OUT pin after the elapse of the detection response time (t<sub>RESET</sub>).

At this time, N1 is turned on, and the input voltage to the comparator is  $\frac{R_B \bullet V_{SENSE}}{R_A + R_B}$ 

- (3) Even if V<sub>SENSE</sub> further decreases to the IC's minimum operation voltage or lower, the output from the OUT pin is stable when V<sub>DD</sub> is minimum operation voltage or higher.
- (4) Even if V<sub>SENSE</sub> exceeds V<sub>DET</sub>, V<sub>SS</sub> is output when V<sub>SENSE</sub> is lower than V<sub>REL</sub>.
- (5) When V<sub>SENSE</sub> increases to V<sub>REL</sub> or higher (point B in **Figure 16**), the Nch transistor is turned off. And then V<sub>DD</sub> is output from the OUT pin after the elapse of the release delay time (t<sub>DELAY</sub>) when the output is pulled up.



\*1. Parasitic diode





Figure 16 Timing Chart of S-19114 Series M / N / R / Q / S / T Type

#### 2. SENSE pin

The SENSE pin is the input pin for the detection voltage. The power supply VDD pin and SENSE pin, for voltage detection, are divided. Therefore, as long as a voltage is supplied to the VDD pin, the reset signal will be held even if the input voltage to the SENSE pin drops below the minimum operation voltage. Also, the SENSE pin of this IC has a built-in reverse connection protection circuit. Even when the SENSE pin voltage is less than the VSS pin voltage, the current flowing from the VSS pin to the SENSE pin is reduced to 0.05 mA typ.

#### 2.1 Error when detection voltage is set externally

The detection voltage can be set externally by connecting a node that was resistance-divided by the resistor ( $R_A$ ) and the resistor ( $R_B$ ) to the SENSE pin as shown in **Figure 17**.

For conventional products without the SENSE pin, external resistor cannot be too large since the resistance-divided node must be connected to the VDD pin. This is because a feed-through current will flow through the VDD pin when it goes from detection to release, and if external resistor is large, problems such as oscillation or larger error in the hysteresis width may occur.

In this IC,  $R_A$  and  $R_B$  in **Figure 17** are easily made larger since the resistance-divided node can be connected to the SENSE pin through which no feed-through current flows. However, be careful of error in the current flowing through the internal resistance ( $R_{SENSE}$ ) that will occur.

Although  $R_{SENSE}^{*1}$  in this IC is large to make the error small,  $R_A$  and  $R_B$  should be selected such that the error is within the allowable limits.

\*1. 12.3  $M\Omega$  min.

#### 2.2 Selection of $R_{A}$ and $R_{B}$

In **Figure 17**, the relation between the external setting detection voltage ( $V_{DX}$ ) and the actual detection voltage ( $V_{DET}$ ) is ideally calculated by the equation below.

$$V_{DX} = V_{DET} \times \left(1 + \frac{R_A}{R_B}\right) \dots (1)$$

However, in reality there is an error in the current flowing through  $R_{\text{SENSE}}$ . When considering this error, the relation between  $V_{\text{DX}}$  and  $V_{\text{DET}}$  is calculated as follows.

By using equations (1) and (2), the error is calculated as  $V_{\text{DET}} \times \frac{R_{\text{A}}}{R_{\text{SENSE}}}$ 

The error rate is calculated as follows by dividing the error by the right-hand side of equation (1).

$$\frac{R_A \times R_B}{R_{SENSE} \times (R_A + R_B)} \times 100 \ [\%] = \frac{R_A \parallel R_B}{R_{SENSE}} \times 100 \ [\%] \quad \cdots (3)$$

As seen in equation (3), the smaller the resistance values of R<sub>A</sub> and R<sub>B</sub> compared to R<sub>SENSE</sub>, the smaller the error rate becomes.

Also, the relation between the external setting hysteresis width ( $V_{HX}$ ) and the hysteresis width ( $V_{HYS}$ ) is calculated by equation below. Error due to  $R_{SENSE}$  also occurs to the relation in a similar way to the detection voltage.

$$V_{HX} = V_{HYS} \times \left(1 + \frac{R_A}{R_B}\right) \cdots (4)$$



Figure 17 Detection Voltage External Setting Circuit

Caution If  $R_A$  and  $R_B$  are large, the SENSE pin input impedance becomes higher and may cause a malfunction due to noise. In this case, connect a capacitor between the SENSE pin and the VSS pin.

#### 3. Delay circuit

The delay circuit has a function that adjusts the release delay time ( $t_{DELAY}$ ) from when the SENSE pin voltage ( $V_{SENSE}$ ) reaches the release voltage ( $V_{REL} = V_{DET} + V_{HYS}$ ) or higher to when the output from OUT pin inverts.  $t_{DELAY}$  is determined by the delay coefficient, the release delay time adjustment capacitor ( $C_D$ ) and the release delay

t<sub>DELAY</sub> is determined by the delay coefficient, the release delay time adjustment capacitor ( $C_D$ ) and the release delay time when the CD pin is open ( $t_{DELAYO}$ ). They are calculated by the equations below.

 $t_{\text{DELAY}}$  [ms] = Delay coefficient × C<sub>D</sub> [nF] +  $t_{\text{DELAY0}}$  [ms]

	Delay Coefficient				
Operation Temperature	Min.	Тур.	Max.		
Ta = $-40^{\circ}$ C to $+125^{\circ}$ C	2.76	3.00	3.28		

Table 8

Table 9

Operation Temperature	Release Delay Time when CD Pin is Open (t <sub>DELAY0</sub> )				
	Min.	Тур.	Max.		
Ta = $-40^{\circ}$ C to $+125^{\circ}$ C	0.01	0.04	0.20		

- Caution 1. Mounted board layout should be made in such a way that no current flows into or flows from the CD pin since the impedance of the CD pin is high, otherwise correct delay time cannot be provided.
  - 2. There is no limit for the capacitance of C<sub>D</sub> as long as the leakage current of the capacitor can be ignored against the built-in constant current value (approximately 350 nA). The leakage current may cause error in delay time. When the leakage current is larger than the built-in constant current, no detect or release takes place.
  - 3. The above equations will not guarantee successful operation. Determine the capacitance of C<sub>D</sub> through thorough evaluation including temperature characteristics in the actual usage conditions.

### ■ Usage Precautions

#### 1. Feed-through current at the time of detection and release

In this IC, a feed-through current flows instantaneously at the time of detection and release. Therefore, if the input impedance is increased, oscillation may occur due to the voltage drop caused by the feed-through current. When this IC is used in the configuration shown in **Figure 18**, the input impedance is recommended to be 1.0 k $\Omega$  or less.

Perform a sufficient evaluation including the temperature characteristics under the actual operating conditions.





#### 2. Power down (Reference)

As shown in **Figure 19**, when the VDD pin voltage ( $V_{DD}$ ) falls sharply in the state of  $V_{SENSE} < V_{REL}$ , the OUT pin may be released. So be careful.

**Figure 20** shows the relationship between the  $dV_{REL}^{*1}$  that can hold the detected state and the falling slew rate (SR) of  $V_{DD}$ .

Please perform a sufficient evaluation with the actual machine when using it.

\*1. dV<sub>REL</sub>: Difference between V<sub>REL(S)</sub> and V<sub>SENSE</sub>



Figure 19



# Precautions

- Do not apply an electrostatic discharge to this IC that exceeds the performance ratings of the built-in electrostatic protection circuit.
- Because the SENSE pin has a high impedance, malfunctions may occur due to noise. Be careful of wiring adjoining SENSE pin wiring in actual applications.
- When designing for mass production using an application circuit described herein, the product deviation and temperature characteristics should be taken into consideration. ABLIC Inc. shall not bear any responsibility for patent infringements related to products using the circuits described herein.
- ABLIC Inc. claims no responsibility for any disputes arising out of or in connection with any infringement by products including this IC of patents owned by a third party.

# Characteristics (Typical Data)







#### 2. Detection voltage (VDET), Release voltage (VREL) vs. Power supply voltage (VDD)



#### 3. Hysteresis width (V<sub>HYS</sub>) vs. Temperature (Ta)





4. Hysteresis width (V<sub>HYS</sub>) vs. Power supply voltage (V<sub>DD</sub>)





#### AUTOMOTIVE, 125°C OPERATION, 36 V, VOLTAGE DETECTOR WITH FAST DETECTION RESPONSE, SENSE PIN REVERSE CONNECTION PROTECTION, DELAY FUNCTION (EXTERNAL DELAY TIME SETTING) S-19114xxxA Series Rev.1.1\_00



#### 5. Current consumption (Iss1) vs. Temperature (Ta)



#### 6. Current consumption (Iss1) vs. Power supply voltage (VDD)

 $V_{DET(S)}$  = 4.0 V,  $V_{HYS}$  = 2.0%,  $V_{DD}$  = 0 V  $\rightarrow$  36.0 V,  $V_{\text{SENSE}} = V_{\text{REL}(S)} + 1.0 \text{ V} (during release)$ 3.0 2.5 Ta = +25°C Ta = +125°C [h] 2.0 1.5 SS1 1.0 Tá = -40°C 0.5 0.0 0 6 12 18 24 30 36 VDD [V]







#### Current consumption (I<sub>SS2</sub>) vs. Temperature (Ta) V<sub>DET(S)</sub> = 4.0 V, V<sub>HYS</sub> = 2.0%, V<sub>DD</sub> = 13.5 V, $V_{\text{SENSE}} = V_{\text{DET}(S)} - 1.0 \text{ V}$ (during detection) 3.0 2.5 2.0 lss2 [µA] 1.5 1.0 0.5 0.0 -40 -25 0 25 50 75 100 125 Ta [°C] V<sub>DET(S)</sub> = 12.0 V, V<sub>HYS</sub> = 10.0%, V<sub>DD</sub> = 13.5 V, $V_{\text{SENSE}} = V_{\text{DET}(S)} - 1.0 \text{ V}$ (during detection) 3.0 2.5 2.0 Iss2 [µA] 1.5 1.0 0.5 0.0

7.



### 8. Current consumption ( $I_{SS2}$ ) vs. Power supply voltage ( $V_{DD}$ )

Ta [°C]

50

75

100

125

25

-40 -25

0









#### 9. Nch transistor output current (IOUT) vs. VDS





**Remark** V<sub>DS</sub>: Drain-to-source voltage of the output transistor

#### 10. Nch transistor output current (IOUT) vs. Power supply voltage (VDD)





#### 11. Output voltage (VOUT) vs. SENSE pin voltage (VSENSE)



**ABLIC Inc.** 



#### 12. Dynamic response vs. Output pin capacitance (COUT) (CD pin; open)

Figure 22 Test Circuit of Response Time

Caution The above connection diagram and constants will not guarantee successful operation. Perform thorough evaluation including the temperature characteristics with an actual application to set the constants.

# Reference Data

RESET [µS]

1. Detection response time (treset) vs. Temperature (Ta)



2. Detection response time (treset) vs. Power supply voltage (VDD)





\*1. V<sub>IH</sub> = V<sub>DET(S)</sub> + 1.0 V
\*2. V<sub>IL</sub> = V<sub>DET(S)</sub> - 1.0 V

Vss

Figure 23 Test Condition of Detection Response Time Figure 24 Test Circuit of Detection Response Time

Caution The above connection diagram and constants will not guarantee successful operation. Perform thorough evaluation including the temperature characteristics with an actual application to set the constants.

#### 3. Detection response time (tRESET) vs. Overdrive voltage (Voverdrive)





Figure 25

- **Temperature (Ta)** Power supply voltage (V<sub>DD</sub>) V<sub>DET(S)</sub> = 8.0 V, V<sub>HYS</sub> = 5.0%, V<sub>DET(S)</sub> = 8.0 V, V<sub>HYS</sub> = 5.0%, V<sub>DD</sub> = 13.5 V, C<sub>D</sub> = 3.3 nF C<sub>D</sub> = 3.3 nF 12 12 Ta = +125°C Ta = +25°C 11 11 DELAY [ms] DELAY [ms] 10 10 9 9 Ta = -40°C 8 8 6 -40 -25 0 25 50 100 125 0 12 18 24 30 36 75 VDD [V] Ta [°C]
- 4. Release delay time (t<sub>DELAY</sub>) vs.

#### Release delay time (t<sub>DELAY</sub>) vs. 5.

Release delay time (t<sub>DELAY</sub>) vs. CD pin capacitance (C<sub>D</sub>) (Without output pin capacitance) 6.



Figure 26 Test Condition of Release Delay Time

Figure 27 Test Circuit of Release Delay Time

Caution The above connection diagram and constants will not guarantee successful operation. Perform thorough evaluation including the temperature characteristics with an actual application to set the constants.

 $100 \text{ k}\Omega$ 

#### 7. Load dump characteristics (Ta = +25°C)



Caution The above connection diagram and constants will not guarantee successful operation. Perform thorough evaluation including the temperature characteristics with an actual application to set the constants.

# Power Dissipation

#### SOT-23-5

HSNT-6(2025)



Ambient temperature (Ta) [°C]

Board	Power Dissipation (P <sub>D</sub> )
А	0.65 W
В	0.78 W
С	_
D	_
E	_



Ambient temperature (Ta) [°C]

Board	Power Dissipation (P <sub>D</sub> )
А	0.69 W
В	0.98 W
С	2.91 W
D	2.84 W
E	3.47 W

# SOT-23-3/3S/5/6 Test Board

) IC Mount Area

# (1) Board A



Item		Specification
Size [mm]		114.3 x 76.2 x t1.6
Material		FR-4
Number of copper foil layer		2
	1	Land pattern and wiring for testing: t0.070
Copper foil layer [mm]	2	-
	3	-
	4	74.2 x 74.2 x t0.070
Thermal via		-

# (2) Board B



Item		Specification
Size [mm]		114.3 x 76.2 x t1.6
Material		FR-4
Number of copper foil layer		4
Copper foil layer [mm]	1	Land pattern and wiring for testing: t0.070
	2	74.2 x 74.2 x t0.035
	3	74.2 x 74.2 x t0.035
	4	74.2 x 74.2 x t0.070
Thermal via		-

No. SOT23x-A-Board-SD-2.0

# HSNT-6(2025) Test Board

# IC Mount Area

# (1) Board A



Item		Specification
Size [mm]		114.3 x 76.2 x t1.6
Material		FR-4
Number of copper foil layer		2
Copper foil layer [mm]	1	Land pattern and wiring for testing: t0.070
	2	-
	3	-
	4	74.2 x 74.2 x t0.070
Thermal via		-

(2) Board B



Item		Specification
Size [mm]		114.3 x 76.2 x t1.6
Material		FR-4
Number of copper foil layer		4
Copper foil layer [mm]	1	Land pattern and wiring for testing: t0.070
	2	74.2 x 74.2 x t0.035
	3	74.2 x 74.2 x t0.035
	4	74.2 x 74.2 x t0.070
Thermal via		-

# (3) Board C



Item		Specification
Size [mm]		114.3 x 76.2 x t1.6
Material		FR-4
Number of copper foil layer		4
	1	Land pattern and wiring for testing: t0.070
Copper foil layer [mm]	2	74.2 x 74.2 x t0.035
	3	74.2 x 74.2 x t0.035
	4	74.2 x 74.2 x t0.070
Thermal via		Number: 4 Diameter: 0.3 mm

≡≣≡

enlarged view

# No. HSNT6-B-Board-SD-1.0

# HSNT-6(2025) Test Board

# ) IC Mount Area

# (4) Board D



Item		Specification
Size [mm]		114.3 x 76.2 x t1.6
Material		FR-4
Number of copper foil layer		4
	1	Pattern for heat radiation: 2000mm <sup>2</sup> t0.070
Copper foil layer [mm]	2	74.2 x 74.2 x t0.035
	3	74.2 x 74.2 x t0.035
	4	74.2 x 74.2 x t0.070
Thermal via		-



#### (5) Board E



Item		Specification
Size [mm]		114.3 x 76.2 x t1.6
Material		FR-4
Number of copper foil layer		4
	1	Pattern for heat radiation: 2000mm <sup>2</sup> t0.070
Copper foil layer [mm]	2	74.2 x 74.2 x t0.035
	3	74.2 x 74.2 x t0.035
	4	74.2 x 74.2 x t0.070
Thermal via		Number: 4 Diameter: 0.3 mm



enlarged view

No. HSNT6-B-Board-SD-1.0







No. MP005-A-P-SD-1.3

TITLE	SOT235-A-PKG Dimensions		
No.	MP005-A-P-SD-1.3		
ANGLE	$\bigoplus \in \exists$		
UNIT	mm		
	ABLIC Inc.		







#### No. PJ006-B-P-SD-1.0

TITLE	HSNT-6-C-PKG Dimensions	
No.	PJ006-B-P-SD-1.0	
ANGLE	$\bigoplus \Box$	
UNIT	mm	
ABLIC Inc.		



TITLE	HSNT-6-C-Carrier Tape	
No.	PJ006-B-C-SD-1.0	
ANGLE		
UNIT	mm	
ABLIC Inc.		





# **Disclaimers (Handling Precautions)**

- 1. All the information described herein (product data, specifications, figures, tables, programs, algorithms and application circuit examples, etc.) is current as of publishing date of this document and is subject to change without notice.
- The circuit examples and the usages described herein are for reference only, and do not guarantee the success of any specific mass-production design.
   ABLIC Inc. is not liable for any losses, damages, claims or demands caused by the reasons other than the products described herein (hereinafter "the products") or infringement of third-party intellectual property right and any other right due to the use of the information described herein.
- 3. ABLIC Inc. is not liable for any losses, damages, claims or demands caused by the incorrect information described herein.
- 4. Be careful to use the products within their ranges described herein. Pay special attention for use to the absolute maximum ratings, operation voltage range and electrical characteristics, etc. ABLIC Inc. is not liable for any losses, damages, claims or demands caused by failures and / or accidents, etc. due to the use of the products outside their specified ranges.
- 5. Before using the products, confirm their applications, and the laws and regulations of the region or country where they are used and verify suitability, safety and other factors for the intended use.
- 6. When exporting the products, comply with the Foreign Exchange and Foreign Trade Act and all other export-related laws, and follow the required procedures.
- 7. The products are strictly prohibited from using, providing or exporting for the purposes of the development of weapons of mass destruction or military use. ABLIC Inc. is not liable for any losses, damages, claims or demands caused by any provision or export to the person or entity who intends to develop, manufacture, use or store nuclear, biological or chemical weapons or missiles, or use any other military purposes.
- 8. The products are not designed to be used as part of any device or equipment that may affect the human body, human life, or assets (such as medical equipment, disaster prevention systems, security systems, combustion control systems, infrastructure control systems, vehicle equipment, traffic systems, in-vehicle equipment, aviation equipment, aerospace equipment, and nuclear-related equipment), excluding when specified for in-vehicle use or other uses by ABLIC, Inc. Do not apply the products to the above listed devices and equipments. ABLIC Inc. is not liable for any losses, damages, claims or demands caused by unauthorized or unspecified use of the products.
- 9. In general, semiconductor products may fail or malfunction with some probability. The user of the products should therefore take responsibility to give thorough consideration to safety design including redundancy, fire spread prevention measures, and malfunction prevention to prevent accidents causing injury or death, fires and social damage, etc. that may ensue from the products' failure or malfunction.

The entire system in which the products are used must be sufficiently evaluated and judged whether the products are allowed to apply for the system on customer's own responsibility.

- 10. The products are not designed to be radiation-proof. The necessary radiation measures should be taken in the product design by the customer depending on the intended use.
- 11. The products do not affect human health under normal use. However, they contain chemical substances and heavy metals and should therefore not be put in the mouth. The fracture surfaces of wafers and chips may be sharp. Be careful when handling these with the bare hands to prevent injuries, etc.
- 12. When disposing of the products, comply with the laws and ordinances of the country or region where they are used.
- 13. The information described herein contains copyright information and know-how of ABLIC Inc. The information described herein does not convey any license under any intellectual property rights or any other rights belonging to ABLIC Inc. or a third party. Reproduction or copying of the information from this document or any part of this document described herein for the purpose of disclosing it to a third-party is strictly prohibited without the express permission of ABLIC Inc.
- 14. For more details on the information described herein or any other questions, please contact ABLIC Inc.'s sales representative.
- 15. This Disclaimers have been delivered in a text using the Japanese language, which text, despite any translations into the English language and the Chinese language, shall be controlling.



2.4-2019.07