# RC4277 Dual Precision Operational Amplifier

## Features

- High DC precision
- Very low VOS  $-30 \,\mu V$

=AIRCHIL

SEMICONDUCTOR IM

- Very low VOS drift  $0.3 \,\mu V/^{\circ}C$
- High open-loop gain 5000 V/mV
- High CMRR 120 dB

- High PSRR 120 db
- Low noise  $-0.35 \,\mu V_{p-p} (0.1 \,\text{Hz to } 10 \,\text{Hz})$
- Low input bias current 3.0 nA
- Low power consumption 140 mW

## Description

The RC4277 provides the highest precision available in a dual bipolar operational amplifier. A monolithic dual version of the RC4077, the RC4277 is designed to replace OP-07 and OP-77 type amplifiers in applications requiring high PC board layout density. The RC4277 has a well-balanced, mutually supporting set of input specifications. Low VOS, low IB, high open-loop gain, and excellent matching characteristics combine to raise the performance level of many instrumentation, low-level signal conditioning, and data conversion applications. PSRR, CMRR, VOS drift, and noise levels also support high precision operation.

The high performance of the RC4277 results from two innovative and unconventional manufacturing steps, plus careful circuit layout and design. The key steps are SiCr thin-film resistor deposition and post-package trimming of the input offset voltage characteristic. The low 75  $\mu$ V max VOS specification is maintained in high-volume production by way of the post-package trim procedure, where internal resistors are trimmed through the device input leads at the final test operation. Devices retain this low offset through the stability and accuracy of the trimmed thin-film resistors.

The RC4277 is available in 8-lead plastic and ceramic DIPs.



# **Block Diagram**

(beyond which the device may be damaged)<sup>1</sup>

Parameter		Min	Тур	Max	Units	
Supply Voltage				±22	V	
Input Voltage <sup>2</sup>				±22	V	
Differential Input Voltage				30	V	
Internal Power Dissipation <sup>3</sup>				500	mW	
PDTA < 50°C	PDIP			468	mW	
	CerDIP			833	1	
Output Short Circuit Duration			Indefinite			
Junction Temperature	PDIP			125	°C	
	CerDIP			175		
Storage Temperature		-65		150	°C	
Operating Temperature	RV4277	-25		85	°C	
	RC4277	0		70	1	
Lead Soldering Temperature (60 sec)				300	°C	
For T <sub>A</sub> > 50°C Derate at	PDIP		6.25		mW/°C	
	CerDIP		8.33		1	

### Notes:

1. Functional operation under any of these conditions is NOT implied.

2. For supply voltages less than ±22V, the absolute maximum input voltage is equal to the supply voltage.

3. Observe package thermal characteristics.

# **Operating Conditions**

Parameter		Min	Тур	Max	Units	
θJC	Thermal resistance	CerDIP		45		°C/W
θJA	Thermal resistance	PDIP		160		°C/W
		CerDIP		150		°C/W

## **Electrical Characteristics**

 $(V_S = \pm 15V, \text{ and } T_A = +25^{\circ}C \text{ unless otherwise noted})$ 

Parameters	Test Conditions	Min	Тур	Max	Units	
Input Offset Voltage <sup>3</sup>			30	75	μV	
Input Voltage Offset Match			25	150	μV	
Long Term VOS Stability <sup>1</sup>			0.3		μV/Mo	
Input Offset Current			0.5	5.0	nA	
Input Bias Current			±0.5	±5.0	nA	
Input Noise Voltage	0.1 Hz to 10 Hz		0.35		μV <sub>p-p</sub>	
Input Noise Voltage Density	Fo = 10 Hz		10.3		nV	
	Fo = 100 Hz		10		nV 	
	Fo = 1000 Hz		9.6		]	
Input Noise Current Density	Fo = 10 Hz		0.32		nA	
	Fo = 100 Hz		0.14		_ <u>pA</u> _√Hz	
	Fo = 1000 Hz		0.12			
Input Voltage Range <sup>2, 4</sup>		±11	±14		V	
Common Mode Rejection Ratio	$V_{CM} = \pm 11V$	110	132		dB	
Power Supply Rejection Ratio	$V_S = \pm 4V$ to $\pm 16.5V$	110	132		dB	
Large Signal Voltage Gain	$R_L \ge 2k\Omega$ , $V_{OUT} = \pm 10V$	1300	350		V/mV	
Output Voltage Swing	RL ≥ 10kΩ	±12.5	±13		V	
	R <sub>L</sub> ≥ 2kΩ	±12	±12.8		]	
	R <sub>L</sub> ≥ 1kΩ	±11	±12		1	
Slew Rate	R <sub>L</sub> ≥ 2kΩ	0.1	0.3		V/µs	
Closed Loop Bandwidth	AVCL = +1.0		0.8		MHz	
Open Loop Output Resistance	Vout = 0, Iout = 0		60		Ω	
Power Consumption	Vs = ±15V, RL = ∞		60	100	mW	
Crosstalk		126	155		dB	

Notes:

 Long Term Input Offset Voltage Stability refers to the averaged trend line of VOS vs. Time over extended periods after the first 30 days of operation. Excluding the initial hour of operation, changes in VOS during the first 30 operating days are typically 2.5 μV.

2. Guaranteed by design.

3. Input Offset Voltage measurements are performed by automated test equipment approximately 0.5 seconds after application of power.

4. The input protection diodes do not allow the device to be removed or inserted into the circuit without first removing power.

## **Electrical Characteristics**

(V<sub>S</sub> =  $\pm 15V$ , 0°C  $\leq$  T<sub>A</sub>  $\leq +70$ °C unless otherwise noted)

Parameters	Test Conditions	Min	Тур	Max	Units
Input Offset Voltage	0°C ≤ TA ≤ +70°C		50	120	μV
	-25°C ≤ TA ≤ +85°C		50	135	
Average Input Offset Voltage Drift <sup>2</sup>			0.3	1.0	μV/°C
Input Offset Current			1.5	5.0	nA
Input Bias Current			±1.5	±5.0	nA
Input Voltage Range		±10	±13.5		V
Common Mode Rejection Ratio	$V_{CM} = \pm 10V$	110	124		dB
Power Supply Rejection Ratio	$V_S = \pm 4V$ to $\pm 16.5V$	110	124		dB
Large Signal Voltage Gain	$R_L > 2k\Omega, V_{OUT} = \pm 10V$	1300	3000		V/mV
Output Voltage Swing	$R_L > 2k\Omega$	±11	±12.6		V
Power Consumption	RL = ∞		70	120	mW

#### Notes:

1. Input offset voltage measurements are performed by automated test equipment approximately 0.5 seconds after application of power.

2. This parameter is tested on a sample basis only.

# **Typical Applications**



Figure 1. Adjustment-Free Precision Summing Amplifier





### Typical Applications (continued)



Figure 3. Precision Absolute Value Circuit



Note: This circuit can tolerate input voltages thatexceed the 4277's supply voltage rating as long asthe slew rate do not exceed the op amp's slew rate.







Figure 5. Polarity Changing Gain Controlled Amplifier





Figure 7. Differential Input Current Source



Figure 8. High Input Impedance Subtractor

### Typical Applications (continued)



Figure 9. Difference Amplifier with Linear Gain Control



Figure 10. Three Op Amp Instrumentation Amplifier with Driven Shield





### **RM4277 SPICE Macro Model**

This circuit models AC and DC characteristics including slew rate, bandwidth, VOS, IB, IOS, CMRR, output voltage

range, and gain. The circuit produces typical values for these parameters.



65-4447

### **Mechanical Dimensions**

### 8-Lead Ceramic DIP Package

Symbol	Inches		Millim	Notes	
Symbol	Min.	Max.	Min.	Max.	notes
А	_	.200	_	5.08	
b1	.014	.023	.36	.58	8
b2	.045	.065	1.14	1.65	2, 8
c1	.008	.015	.20	.38	8
D		.405		10.29	4
ш	.220	.310	5.59	7.87	4
е	.100	BSC	2.54 BSC		5, 9
eA	.300	BSC	7.62 BSC		7
L	.125	.200	3.18	5.08	
Ø	.015	.060	.38	1.52	3
s1	.005	—	.13	_	6
α	90°	105°	90°	105°	

#### Notes:

- 1. Index area: a notch or a pin one identification mark shall be located adjacent to pin one. The manufacturer's identification shall not be used as pin one identification mark.
- 2. The minimum limit for dimension "b2" may be .023 (.58mm) for leads number 1, 4, 5 and 8 only.
- 3. Dimension "Q" shall be measured from the seating plane to the base plane.
- 4. This dimension allows for off-center lid, meniscus and glass overrun.
- The basic pin spacing is .100 (2.54mm) between centerlines. Each pin centerline shall be located within ±.010 (.25mm) of its exact longitudinal position relative to pins 1 and 8.
- 6. Applies to all four corners (leads number 1, 4, 5, and 8).
- 7. "eA" shall be measured at the center of the lead bends or at the centerline of the leads when " $\alpha$ " is 90°.
- 8. All leads Increase maximum limit by .003 (.08mm) measured at the center of the flat, when lead finish applied.
- 9. Six spaces.







## Mechanical Dimensions (continued)

### 8-Lead Plastic DIP Package

Symbol	Inches		Millin	Notes	
Symbol	Min.	Max.	Min.	Max.	Notes
A		.210		5.33	
A1	.015	—	.38	_	
A2	.115	.195	2.93	4.95	
В	.014	.022	.36	.56	
B1	.045	.070	1.14	1.78	
С	.008	.015	.20	.38	4
D	.348	.430	8.84	10.92	2
D1	.005	_	.13	_	
Е	.300	.325	7.62	8.26	
E1	.240	.280	6.10	7.11	2
е	.100	BSC	2.54 BSC		
eВ		.430		10.92	
L	.115	.160	2.92	4.06	
Ν	8	°	8°		5

# 





### Notes:

- 1. Dimensioning and tolerancing per ANSI Y14.5M-1982.
- 2. "D" and "E1" do not include mold flashing. Mold flash or protrusions shall not exceed .010 inch (0.25mm).
- 3. Terminal numbers are for reference only.
- 4. "C" dimension does not include solder finish thickness.
- 5. Symbol "N" is the maximum number of terminals.

### **Ordering Information**

Product Number	Temperature Range	Screening	Package
RC4277FN	0°C to +70°C	Commercial	8 Pin Plastic DIP
RV4277FD	0°C to 70°C	Commercial	8 Pin Ceramic DIP

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com