

# REALTEK 3.3V SINGLE CHIP QUAD 10/100 MBPS FAST ETHERNET TRANSCEIVER

# **RTL8204**

1. Features	7.2.5 Loopback
2. General Description2	7.3 100Base-TX
3. Block Diagram3	7.3.1 Transmit Function
4. Pin Assignments4	7.3.2 Receive Function
5. Pin Description6	7.4 100Base-FX
5.1 Media Connection pins6	7.4.1 Transmit function
5.2 Power and Ground Pins6	7.4.2 Receive function
5.3 Miscellaneous Pins7	7.4.3 Far-End-Fault-Indication (FEFI)15
5.4 RMII pins7	7.5 RMII
5.5 SMI (Serial Management Interface) Pins7	7.6 SMI16
5.6 LED Pins8	7.7 Power Saving and Power Down mode
5.7 Mode Pins8	7.7.1 Power Saving mode
5.8 Reserved Pins8	7.7.2 Power Down mode
6. Register Descriptions9	7.7.3 Additional Power Reduction
6.1 Register0: Control9	7.8 LED configuration17
6.2 Register1: Status10	8. Application information18
6.3 Register2: PHY Identifier 110	8.1 10Base-T/100Base-TX
6.4 Register3: PHY Identifier 211	8.2 10Base-T/100Base-TX (Power Reduction) 18
6.5 Register4: Auto-Negotiation Advertisement	8.3 100Base-FX
6.6 Register5: Auto-Negotiation Link Partner Ability	9. Electrical Characteristics20
7. Functional Description13	9.1 Absolute Maximum Ratings:
7.1 Initialization and Setup13	9.2 Operating Range: 20
7.1.1 Reset	9.3 DC Characteristics
7.1.2 Setup and configuration13	9.4 AC Characteristics 21
7.2 10Base-T13	9.5 Digital Timing Characteristics
7.2.1 Transmit Function	9.6 Thermal Data
7.2.2 Receive Function	10. 100 Pin PQFP dimensions23
7.2.3 Link Monitor14	11. Document Revision Information24
7.2.4 Jabber14	



#### 1. Features

- Supports 4-port integrated physical layer and transceiver for 10Base-T and 100Base-TX.
- One port supports 100Base-FX.
- Fully compliant with IEEE 802.3/802.3u.
- Supports RMII (Reduced MII ) interface.
- Low power consumption of 3.3V operating voltage.
- Supports three Power reduction methods:
  - Power saving mode (cable detection).
  - Power down mode.
  - Selectable additional power reduction by 1.25:1 transformer on transmit side.

- On-chip filtering eliminates the need for external filters
- IEEE 802.3u compliant auto-negotiation for full 10/100 Mbps control.
- Hardware controlled 10/100, Full/Half duplex, Flow control advertisement ability.
- Reversible PHY address.
- Power-on auto reset function eliminates the need for any external reset circuits.
- Flashing LEDs for power-on diagnostics.
- 100-pin PQFP.
- 0.35 um, 3.3V CMOS technology.


# 2. General Description

The RTL8204 is a highly integrated 3.3V low power, 4 port, 10Base-T/100Base-TX/FX, Ethernet transceiver implemented in 0.35um CMOS technology. Flexible hardware settings are provided to configure the various operating modes of the RTL8204. The RTL8204 consists of 4 separate and independent channels. Each channel consists of 4B5B encoder/decoder, Manchester encoder/decoder, scrambler/descrambler, transmit output driver, output wave shaping, filters, digital adaptive equalizer, PLL circuit and DC restoration circuit for clock/data recovery, and RMII interface to MAC controller. Moreover, the RTL8204 features very low power consumption, as low as 1.6 W (max.). Further power reduction can be accomplished via a 1.25:1 transformer on the transmit side, reducing power consumption to 1.28 W (max.).

For ease of system design, only one external clock source is needed when operating with the Realtek 8-port switch controller, RTL8308, to produce a high performance switch system. Additionally, optimized pin outs are taken such that direct routing can be implemented, which simplifies the layout work and reduces EMI noise issues. Finally, an on-chip filtering and wave shaping circuit eliminates the need for many external components.




# 3. Block Diagram





# 4. Pin Assignments





'I' stands for input; 'O' stands for output; 'A' stands for analog; 'D' stands for digital

PIN NAME	PIN#	TYPE	PIN NAME	PIN#	ТҮРЕ
RXIN[A],	1,	AI	TXD[0][D],	51	I
RXIP[A],	2,	AI	DGND,	52,	DGND
AGND,	3,	AGND	TXE[D],	53,	I
AGND,	4,	AGND	DVDD,	54,	DVDD
TXOP[A],	5,	AO	RXD[1][C],	55,	0
TXON[A],	6,	AO	RXD[0][C],	56,	Ö
AVDD,	7,	AVDD	RXER[C],	57,	I/O
AVDD,	8,	AVDD	CRSDV[C],	58,	O
TXON[B],	9,	AO	DGND,	59,	DGND
TXOP[B],	10,	AO	TXD[1][C],	60,	I
AGND,	10,	AGND	TXD[0][C],	61,	I
AGND,	12,	AGND	DVDD,	62,	DVDD
RXIP[B],	13,	AI	TXE[C],	63,	I
RXIN[B],	14,	AI	MDIO,	64,	I/O
AVDD,	15,	AVDD	MDC,	65,	I I
AVDD, AVDD,	16,	AVDD	REFCLK,	66,	I
RXIN[C].	10, 17,	AVDD AI	DVDD,	67,	DVDD
RXIN[C].	18,	AI AI	RXD[1][B],	68,	0
AGND,	19,	AGND	RXD[0][B],	69,	0
AGND,	20,	AGND		70,	I/O
			RXER[B],		O
TXOP[C],	21,	AO	CRSDV[B], DGND,	71,	DGND
TXON[C],	22,	AO	· /	72,	
AVDD,	23,	AVDD	DGND,	73,	DGND
AVDD,	24,	AVDD	TXD[1][B],	74,	I
TXON[D],	25,	AO	TXD[0][B],	75,	I I
TXOP[D],	26,	AO	TXE[B],	76,	
AGND,	27,	AGND	DVDD,	77,	DVDD
AGND,	28,	AGND	RXD[1][A],	78,	0
RXIP[D],	29,	AI	RXD[0][A],	79	0
RXIN[D],	30,	AI	DVDD,	80,	DVDD
AVDD,	31,	AVDD	RXER[A],	81,	0
SDP[D],	32,	AI/O	CRSDV[A],	82,	0
SDN[D],	33,	AI/O	DGND,	83,	DGND
FXRP[D],	34,	AI/O	TXD[1][A],	84,	I
FXRN[D],	35,	AI/O	TXD[0][A],	85,	I
FXTP[D],	36,	AO	TXE[A],	86,	I
FXTN[D],	37,	AO L'O	DGND,	87,	DGND
DPX[D],	38,	I/O	DPX[B]/PHYAD[4],	88,	I/O
ACT[D]/ANEG,	39,	I/O	ACT[B]/PHYAD[3],	89,	I/O
SPD[D]/TEST#,	40,	I/O	SPD[B]/PHYAD[2],	90,	I/O
DPX[C]/DPLX,	41,	I/O	DPX[A]/FX_DIS,	91,	I/O
ACT[C]/PAUSE,	42,	I/O	ACT[A],	92,	I/O
SPD[C]/FORCE100,	43,	I/O	SPD[A],	93,	I/O
DVDD,	44,	DVDD	RESERVED,	94,	I/O
RXD[1][D],	45,	0	RESET#,	95,	I
RXD[0][D],	46,	O	AGND,	96,	AGND
RXER[D]/PHYAD_RV#	47,	I/O	IBREF,	97,	AI/O
CRSDV[D],	48,	O	AVDD,	98,	AVDD
DGND,	49,	DGND	AVDD,	99,	AVDD
TXD[1][D],	50,	I	AVDD	100	AVDD



# 5. Pin Description

Note that some pins are used for more than one function. Refer to the Pin Assignment diagram for a graphical representation.

- 'I' stands for input
- 'O' stands for output
- 'A' stands for analog signal
- 'D' stands for digital signal

# 5.1 Media Connection pins

PIN NAME	Pin	ТҮРЕ	DESCRIPTION
RXIP[A], RXIN[A]	2,1	AI	Differential Receive Data Input
RXIP[B], RXIN[B]	13,14		
RXIP[C], RXIN[C]	18,17		
RXIP[D], RXIN[D]	29,30		
TXOP[A], TXON[A]	5,6	AO	Differential Transmit Data Output
TXOP[B], TXON[B]	10,9		
TXOP[C], TXON[C]	21,22		
TXOP[D], TXON[D]	26,25		
FXRP[D],FXRN[D],	34,35	AI	Differential Receive Data Input for 100Base-FX. (port D)
FXTP[D],FXTN[D]	36,37	AO	Differential Transmit Data Output for 100Base-FX. (port D)
SDP[D],SDN[D]	32,33	AI	<b>Signal Detect Input. (port D):</b> When signal quality is good, SDP
			pin should be driven high relative to SDN pin.

# 5.2 Power and Ground Pins

PIN NAME	Pin	TYPE	DESCRIPTION
AVDD	7,8,15	P	3.3V power supply for Analog circuit
	16,23		
	24,31,		
	98,99,		
	100		
AGND	3,4,11,	G	Ground for Analog circuit
	12,19,		_
	20,27,		
	28,96		
DVDD	44,54,	P	Digital 3.3V power supply
	62,67,		
	77,80		
DGND	49,52,	G	Digital ground
	59,72,		
	73,83,		
	87		

2001/12/06 6 Rev.1.1



# 5.3 Miscellaneous Pins

PIN NAME	Pin	ТҮРЕ	DESCRIPTION		
RESET#	95	I	<b>Reset</b> is an active low input. To complete the reset function, this pin		
			must be asserted low for at least 10ms.		
			The internal power-on auto reset circuit can reset the chip while the		
			reset pin (pin95) is floating. To guarantee a successful auto-reset, the		
			VCC rise from 0V to 2V should last at least 1ms.		
REFCLK	66	I	50 MHz 100ppm Reference Clock Input		
IBREF	97	A	Reference Bias Resistor: This pin must be tied to analog ground		
			through an external 1.96KΩ resistor when using a 1:1 transformer on		
			Tx/Rx. For additional power reduction, use a 2.45 K $\Omega$ resistor with a		
			1.25:1 transformer. Refer to Additional Power Reduction section for		
			more details.		

# 5.4 RMII pins

PIN NAME	Pin	ТҮРЕ	DESCRIPTION
TXD[1:0][A]	84,85	I	Transmit Data Input. The MAC will source TXD[1:0][n]
TXD[1:0][B]	74,75		synchronous to REFCLK when the corresponding TXE[n] is
TXD[1:0][C]	60,61		asserted.
TXD[1:0][D]	50,51		
TXE[A:D]	86, 76,	I	<b>Transmit Enable.</b> TXE[n] is asserted high by MAC to indicate
	63, 53		valid data on TXD[1:0][n]
RXD[1:0][A]	78,79	О	Receive Data Output. RTL8204 will source RXD[1:0][n]
RXD[1:0][B]	68,69		synchronous to REFCLK when the corresponding CRSDV[n] is
RXD[1:0][C]	55,56		asserted.
RXD[1:0][D]	45,46		
CRSDV[A:D]	82,71,	О	Carrier Sense and Receive Data Valid
	58,48		
RXER[A:D]	81,70,	О	Receive Error [A:D] Will assert high when receive symbol error
	57,47		occurs. The corresponding port RXD[1:0][n] will be 2'b2, while
			RXER[n] is set.

# 5.5 SMI (Serial Management Interface) Pins

PIN NAME	Pin	ТҮРЕ	DESCRIPTION
MDIO	64	I/O	<b>Management Data I/O:</b> Bi-directional data interface. A 1.5KΩ pull-up resistor is required (as specified in IEEE802.3u).
			The MAC controller access of the MII registers should be delayed at least 700us after completion of the reset because of the internal reset operation of RTL8204.
MDC	65	I	<b>Management Data Clock:</b> 0 to 25MHz clock sourced by MAC to sample MDIO.
			The MAC controller access of the MII registers should be delayed at least 700us after completion of the reset because of the internal reset operation of RTL8204.



# 5.6 LED Pins

(LEDs activate as active high or low depending on mode pins. Refer to the LED configuration section)

PIN NAME	Pin	ТҮРЕ	DESCRIPTION
DPX[A]	91	I/O	Port [n] Duplex/Collision LED: Active state indicates Full Duplex
DPX[B]	88		mode or Collision when in Half Duplex mode.
DPX[C]	41		
DPX[D]	38		In 10Base-T, Collision LED blinks while Jabber happens.
ACT[A]	92	I/O	Port [n] Activity/Link LED: Active state indicates a valid link.
ACT[B]	89		When there is receive or transmit activity, the LED will toggle
ACT[C]	42		between high and low.
ACT[D]	39		
SPD[A]	93	I/O	Port [n] Speed LED: Active state indicates 100Base-TX mode.
SPD[B]	90		
SPD[C]	43		
SPD[D]	40		

# **5.7 Mode Pins**

PIN NAME	Pin	TYPE	DESCRIPTION
FX_DIS	91	I/O	FX_DIS (FX Mode): Pulled low upon reset will put Port[D] in
			100Base-FX mode.
PHYAD[4]	88	I/O	PHY Address. These 3 bits determine the highest 3 bits of 5-bit
PHYAD[3]	89		PHY address upon reset. Refer to Pin 47 PHYAD_RV# setting.
PHYAD[2]	90		
PHYAD_RV#	47	I/O	<b>PHY Address Reverse Mode</b> : This pin is used to set the sequence of
			the PHY addresses upon reset.
			When low, the PHY addresses are assigned internally to port [A:D]
			as:
			(XXX)11, (XXX)10, (XXX)01, (XXX)00.
			When high, the PHY addresses are assigned as:
			(XXX)00, (XXX)01, (XXX)10, (XXX)11.
			Where (XXX) is PHYAD [4:2]
FORCE100	43	I/O	FORCE100: Force 100Base-TX Operation. This pin works in
FORCEIOO	43	1/0	conjunction with ANEG. When ANEG is low, this pin sets Reg.0.13.
			When ANEG is high, FORCE100 has no operational function.
			ANEG FORCE100 Resultant operation
			Low High All ports are forced to 100Base-TX
			Low Low All ports are forced to 10Base-T
			High Any FORCE100 is ignored
PAUSE	42	I/O	PAUSE: Upon reset, this pin sets Reg.4.10. It is used to advertise to
TAUSE	72	1/0	an auto-negotiation link partner that the MAC sublayer has
			pause/flow control capability when set in full duplex mode.
DPLX	41	I/O	DPLX: Force Full Duplex Mode Enable. Upon reset, this pin 1)
			sets the default values of Reg.0.8 if ANEG is low, and 2) sets Nway
			full-duplex ability on Reg.4.8 and Reg.4.6 if ANEG is high.
TEST#	40	I/O	TEST#: When low, the RTL8204 is configured in test mode. When
			high, it is in normal mode. This pin is reserved for internal testing
			only.
ANEG	39	I/O	ANEG: Auto-Negotiation Enable. Upon reset, this pin sets
			Reg.0.12. Asserted high means auto-negotiation is enabled while low
			means manual selection through <b>DPLX</b> and <b>FORCE100</b> pins.

# 5.8 Reserved Pins

PIN NAME	Pin	TYPE	DESCRIPTION
Reserved	94		Reserved for internal use. Must be floating.



# 6. Register Descriptions

The first six registers of the MII registers are defined by the MII specification. Other registers are defined by Realtek

Semiconductor Corp. for internal use and are reserved for specific use.

Register	Description	Default
0	Control Register	
1	Status Register	
2	PHY Identifier 1 Register	
3	PHY Identifier 2 Register	
4	Auto-Negotiation Advertisement Register	
5	Auto-Negotiation Link Partner Ability Register	

RO: Read Only ● RW: Read/Write ● LL: Latch Low until cleared ● LH: Latch High until cleared ● SC: Self Clearing

# **6.1 Register0: Control**

Reg.bit	Name	Description	Mode	Default
0.15	Reset	1=PHY reset. This bit is self-clearing.	RW/SC	0
0.14	Loopback	1=Enable loopback. This will loopback TXD to RXD and ignore all the activities on the cable media.  Loopback mode is only valid for 10Base-T.	RW	0
		0=Normal operation.		
0.13	Spd_Sel	Speed select: 1=100Mbps 0=10Mbps When Nway is enabled, this bit reflects the result of	RW	Set by FORCE100 (pin 43) or
		auto-negotiation. (Read only) When Nway is disabled, this bit can be set by FORCE100 (pin43) or SMI*. (Read/Write) For port[D], when 100FX mode is enabled by pulling FX_DIS (pin91) low, this bit =1 regardless if Nway is		1 for 100FX
		enabled or not. (Read only)		
0.12	Auto Negotiation Enable	<ul> <li>1 = Enable auto-negotiation process.</li> <li>0 = disable auto-negotiation process.</li> <li>This bit can be set by ANEG (pin39) or SMI.(Read/Write)</li> </ul>	RW	Set by ANEG (pin 39)
		For port[D], when 100FX mode is enabled by pulling FX_DIS (pin91) low, this bit =0 regardless if ANEG (pin39) is pulled high or low. (Read only)		or <b>0 for 100FX</b>
0.11	Power Down	1=Power down. All functions will be disabled except SMI. 0=Normal operation.	RW	0
0.10	Isolate	1 = Electrically isolate the PHY from RMII. PHY is still able to respond to MDC/MDIO. 0 = Normal operation	RW	0
0.9	Restart Auto Negotiation	1=Restart Auto-Negotiation process. 0=Normal operation.	RW/SC	0
0.8	Duplex Mode	1=Full duplex operation. 0=Half duplex operation.	RW	Set by DPLX
		When Nway is enabled, this bit reflects the result of auto-negotiation. (Read only) When Nway is disabled or 100FX enabled (port[D] only), this bit can be set by DPLX (pin41) or SMI. (Read/Write).		(pin 41)
0.[7:0]	Reserved	( ) ( <del> </del>		0

<sup>\*</sup>SMI: Serial Management Interface, which is composed of MDC,MDIO, allows MAC to manage PHY.

2001/12/06 9 Rev.1.1



# 6.2 Register1: Status

Reg.bit	Name	Description	Mode	Default
1.15	100Base_T4	0 = no 100Base-T4 capability.	RO	0
1.14	100Base_TX_FD	1=100Base-TX full duplex capable.	RO	1
		0=not 100Base-TX full duplex capable.		
1.13	100Base TX HD	1=100Base-TX half duplex capable.	RO	1
		0=not 100Base-TX half duplex capable.		
1.12	10Base T FD	1=10Base-TX full duplex capable.	RO	1
		0=not 10Base-TX full duplex capable.		
1.11	10Base_T_HD	1=10Base-TX half duplex capable.	RO	1
		0=not 10Base-TX half duplex capable.		
1.[10:7]	Reserved		RO	0
1.6	MF Preamble	RTL8204 will accept management frames with preamble	RO	1
	Suppression	suppressed.		
	Tr	RTL8204 accepts management frame without preamble.		
		Minimum of 32 preamble bits are required for the first SMI		
		read/write transaction after reset. One idle bit is required		
		between any two management transactions (as defined in		
		IEEE802.3u spec).		
1.5	Auto-negotiate	1=Auto-negotiation process completed. Reg.4,5 are valid if	RO	0
	Complete	this bit is set.		
	1	0=Auto-negotiation process not completed.		
1.4	Remote Fault	1=Remote fault condition detected.	RO/LH	0
		0=No remote fault.		
		When in 100FX mode for port[D], this bit means in-band		
		signal Far-End-Fault is detected. Refer to FX MODE		
		section.		
1.3	Auto-Negotiation	1=Nway auto-negotiation capable. (permanently =1)	RO	1
	Ability	0=Without Nway auto-negotiation capability.		
1.2	Link Status	1=Link has never failed since previous read.	RO/LL	0
		0=Link has failed since previous read.		
		If link fails, this bit will be set to 0 until bit is read.		
1.1	Jabber Detect	1=Jabber detected.	RO/LH	0
		0=No Jabber detected.		
		The jabber function is disabled in 100Base-X mode. Jabber		
		is supported only in 10Base-T mode.		
		Jabber occurs when a predefined excessive long packet is		
		detected for 10Base-T. When the duration of TXEN exceeds		
		the jabber timer (60ms), the transmit and loopback functions		
		will be disabled and the COL LED starts blinking. After		
		TXEN goes low for more than 60 ms, the transmitter will be		
		re-enabled and the COL LED stops blinking.		
1.0	Extended Capability	1=Extended register capable.	RO	1
		0=Not extended register capable. (permanently =1)		

# 6.3 Register2: PHY Identifier 1

Reg.bit	Name	Description	Mode	Default
2.[15:0]	OUI	Composed of the 3 <sup>rd</sup> to 18 <sup>th</sup> bits of the Organizationally	RO	001C h
		Unique Identifier (OUI), respectively.		



# 6.4 Register3: PHY Identifier 2

Reg.bit	Name	Description	Mode	Default
3.[15:10]	OUI	Assigned to the 19 <sup>th</sup> through 24 <sup>th</sup> bits of the OUI.	RO	110010 b
3.[9:4]	Model Number	Manufacturer's model number 04.	RO	000100 b
3.[3:0]	Revision Number	Manufacturer's revision number 01.	RO	0001 b

# 6.5 Register4: Auto-Negotiation Advertisement

This register contains the advertisement abilities of this device as they will be transmitted to its link partner during Auto-negotiation.

Reg.bit	Name	Description	Mode	Default
4.15	Next Page	1=Next Page enabled.	RO	0
		0=Next Page disabled. (Permanently =0)		
4.14	Acknowledge	Permanently =0.	RO	0
4.13	Remote Fault	1=Advertises that RTL8204 has detected a remote fault.	RW	0
		0=No remote fault detected.		
4.[12:11]	Reserved		RO	0
4.10	Pause	1=Advertises that RTL8204 has flow control capability.	RW	Set by
		0=Without flow control capability.		PAUSE
				(pin 42)
4.9	100Base-T4	Technology not supported. (Permanently =0)	RO	0
4.8	100Base-TX-FD	1=100Base-TX full duplex capable.	RW	Set by
		0=Not 100Base-TX full duplex capable.		DPLX
				(pin 41)
4.7	100Base-TX	1=100Base-TX half duplex capable.	RW	1
		0=Not 100Base-TX half duplex capable.		
4.6	10Base-T-FD	1=10Base-TX full duplex capable.	RW	Set by
		0=Not 10Base-TX full duplex capable.		DPLX
				(pin 41)
4.5	10Base-T	1=10Base-TX half duplex capable.	RW	1
		0=Not 10Base-TX half duplex capable.		
4.[4:0]	Selector Field	[00001]=IEEE802.3	RO	00001



# 6.6 Register5: Auto-Negotiation Link Partner Ability

This register contains the advertised abilities of the Link Partner as received during Auto-negotiation. The content changes

after the successful Auto-negotiation if Next-pages are supported.

Reg.bit	Name	Description	Mode	Default
5.15	Next Page	1=Link partner desires Next Page transfer.	RO	0
		0=Link partner does not desire Next Page transfer.		
5.14	Acknowledge	1=Link Partner acknowledges reception of FLP words.	RO	0
		0=Not acknowledged by Link Partner.		
5.13	Remote Fault	1=Remote Fault indicated by Link Partner.	RO	0
		0=No remote fault indicated by Link Partner.		
5.12-11	Reserved		RO	0
5.10	Pause	1=Flow control supported by Link Partner.	RO	0
		0=No flow control supported by Link Partner.		
5.9	100Base-T4	1=100Base-T4 supported by Link Partner.	RO	0
		0=100Base-T4 not supported by Link Partner.		
5.8	100Base-TX-FD	1=100Base-TX full duplex supported by Link Partner.	RO	0
		0=100Base-TX full duplex not supported by Link Partner.		
		For port[D] 100FX mode, this bit is set when Reg.0.8=1.		
		When Nway is disabled, this bit is set when Reg.0.13=1		
		and Reg.0.8=1.		
5.7	100Base-TX	1=100Base-TX half duplex supported by Link Partner.	RO	0
		0=100Base-TX half duplex not supported by Link Partner.		
		For port[D] 100FX mode, this bit is set when Reg.0.8=0.		
		When Nway is disabled, this bit is set when Reg.0.13=1		
		and Reg.0.8=0.		
5.6	10Base-T-FD	1=10Base-TX full duplex supported by Link Partner.	RO	0
		0=10Base-TX full duplex not supported by Link Partner.		
		When Nway is disabled, this bit is set when Reg.0.13=0		
		and Reg.0.8=1.		
5.5	10Base-T	1=10Base-TX half duplex supported by Link Partner.	RO	0
		0=10Base-TX half duplex not supported by Link Partner.		
		When Nway disabled, this bit is set when Reg.0.13=0, and		
		Reg.0.8=0.		
5.[4:0]	Selector Field	[00001]=IEEE802.3	RO	00001



# 7. Functional Description

The RTL8204 is a four-port Ethernet transceiver that supports 10Mbps and 100Mbps applications. Upon power-up, the RTL8204 determines its operation mode for each port. If Nway is enabled, RTL8204 uses auto-negotiation/parallel detection on each port to automatically determine line speed, duplex and flow control ability. Each port can work on 10Mbps or 100Mbps with full-duplex or half-duplex mode independently to others. Port[D] can also be configured for 100Base-FX.

## 7.1 Initialization and Setup

#### **7.1.1 Reset**

The RTL8204 is initialized while in reset state. There are 3 ways to get the RTL8204 into reset: power-on reset, hardware reset signal (asserted for at least 10ms), and software reset by setting MII Reg.0.15 bit. The RTL8204 flashes all LEDs once to indicate completion of initialization. All setting values for operation modes are latched from corresponding mode pins at the end of the reset cycle. The internal power-on auto reset circuit can reset the chip while the reset pin (pin95) is floating. To guarantee a successful auto-reset, the VCC rise from 0V to 2V should last at least 1ms.

#### 7.1.2 Setup and configuration

The RTL8204 operation mode can be configured either 1) by hardware pulled high or low; or 2) by software programming via access of MII registers through SMI. Refer to the pin description and register description sections.

LED applications needs to be consistent with the pulled up/down mode pins. Refer to the LED configuration section.

#### 7.2 10Base-T

Through Hardware/software setting or Nway, the RTL8204 can run in 10Base-T mode with all features compatible with industry standards. There are no 4B/5B coding/decoding or scrambler/descrambler functions in 10Base-T.

#### 7.2.1 Transmit Function

When TXEN is active, 2-bit TXD from RMII is serialized, Manchester-encoded, and driven into network medium as a packet stream. An on-chip filtering and wave shaping circuit eliminates the need for external filtering. The transmit function is disabled when the link has failed or when auto-negotiation proceeds.

#### 7.2.2 Receive Function

The Manchester decoder converts the incoming serial stream when the squelch circuit detects the signal level above squelch level, and serial-to-parallel logic generates 2-bit (RMII) data from the serial stream. The preamble of the incoming stream is stripped off and regenerated. SFD is generated into RMII RXD once the incoming SFD is detected and data bits entering the



elastic buffer are over the threshold.

#### 7.2.3 Link Monitor

The 10Base-T link pulse detection circuit always monitors the RXIP/RXIN pins for the presence of valid link pulses. Auto-polarity is implemented for correcting the detected reverse polarity of RXIP/RXIN signal pairs.

#### 7.2.4 Jabber

Jabber occurs when TXEN is asserted over 60ms. Both transmit and loopback functions are disabled once jabber happens. The MII Reg.1.1 (Jabber detect) bit is set high until jabber disappears and the bit is read again. The Jabber function is supported in 10-Base-T only, and is not implemented in 100Base-TX. The collision LED of the corresponding port will blink while Jabber happens. Jabber is dismissed after TXEN remains low for at least 60ms.

#### 7.2.5 Loopback

Setting the MII Reg.0.14 enables the loopback mode. In loopback mode, TXD is transferred directly to RXD with TXEN changed to CRS\_DV. Incoming data stream from network medium is blocked in this mode. The loopback function is not implemented in 100Base-TX/FX.

#### 7.3 100Base-TX

Through Hardware/software setting or Nway, the RTL8204 can run in 100Base-TX mode with all features compatible with industry standards. An internal 125MHz clock is generated by an on-chip PLL circuit to synchronize the transmit data or generate the clock signal for the incoming data stream.

#### 7.3.1 Transmit Function

Upon detection of TXEN high, the RTL8204 converts 2 di-bits to 5bit code-group and substitutes /J/K code-groups for the first 2 code-groups, which is called SSD (Start-of-Stream-Delimiter). 4B/5B coding continues for all the data as long as TXEN is asserted high. At the end of TXEN, /T/R code-groups are appended to the last data field, which will be stripped off at the remote receiving side. During the inter-packet gap, where TXEN deasserted, IDLE code-groups are transmitted for the sake of clocking of the remote receiver. The 5-bit serial data stream after 4B/5B coding is then scrambled as defined by the TP-PMD Stream Cipher function to flatten the power spectrum energy such that EMI effects can be significantly reduced. The scrambled seed is unique for each port based on PHY addresses. The scrambled bit stream is driven into network medium in the form of MLT-3 signaling. The multi-level signaling technology moves the power spectrum energy from high frequency to low frequency, which also benefits EMI emission. Scrambling is not implemented in 100Base-FX.



#### 7.3.2 Receive Function

The receive path includes a receiver composed of adaptive equalizer and DC restoration circuits. These circuits compensate for incoming distortion of the MLT-3 signal. A MLT-3 to NRZI, and NRZI to NRZ converter is used to convert analog signals to digital bit-stream. A PLL circuit is also included to clock data bits exactly with minimum bit error rate. De-scrambler, 5B/4B decoder and serial-to-parallel conversion circuits follow. CRS\_DV is asserted no later than when SSD (Start-of-Stream-Delimiter) is detected within a few bits time, (delay due to the elastic buffer as mentioned in the RMII section) and ends toggling once the data in the elastic buffer has been dumped to RMII RXD.

#### 7.4 100Base-FX

Port[D] can be configured as 100Base-FX either through hardware configuration or software configuration. For port[D], the priority of setting 100FX is greater than Nway. Scrambler is not needed in 100Base-FX.

#### 7.4.1 Transmit function

In 100Base-FX transmit, di-bits of TXD are processed as 100Base-TX, except without scrambler, before the NRZI stage. Instead of converting to MLT-3 signals as in 100Base-TX, the serial data stream is driven out as NRZI PECL signals, which enters the fiber transceiver in differential-pairs form. The fiber transceiver should be available working in a 3.3V environment. Refer to the fiber application section.

**PECL DC characteristics** 

Parameter	Symbol	Min	Max	Unit
PECL Input High Voltage	Vih	Vdd-1.16	Vdd-0.88	V
PECL Input Low Voltage	Vil	Vdd-1.81	Vdd-1.47	V
PECL Output High Voltage	Voh	Vdd-1.02		V
PECL Output Low Voltage	Vol		Vdd-1.62	V

#### 7.4.2 Receive function

Signals are received through PECL receiver inputs from the fiber transceiver, and directly passed to the clock recovery circuit for data/clock recovery. Scrambler/de-scrambler is bypassed in 100Base-FX.

## 7.4.3 Far-End-Fault-Indication (FEFI)

The MII Reg.1.4 (Remote Fault) is a FEFI bit for port[D] when 100FX is enabled, which indicates FEFI has been detected. FEFI is an alternative in-band signaling which is composed of 84 consecutive '1' followed by one '0'. From the RTL8204's view, once this pattern is detected 3 times, Reg.1.4 is set, which means the transmit path (Remote side's receive path) has some problems. On the other hand, to send a FEFI stream pattern, one of two conditions need to be satisfied: Either 1) SD (Signal Detection) fails; or 2) it detects false carrier on RxOP/RxON pair, which will force the RTL8204 to start sending this



pattern, which in turn will cause the remote side to detect a Far-End-Fault. This means the RTL8204 sees problems on the receive path. The FEFI mechanism is used only in 100Base-FX.

#### **7.5 RMII**

The RTL8204 meets all the RMII requirements outlined in the RMII Consortium specifications. The main advantage introduced by RMII is pin count reduction; e.g., it operates with only one 50Mhz reference clock for both the TX and RX sides without separate clocks needed for the Tx and Rx paths, as with the MII interface. However, some hardware modification is needed for this change, the most important and outstanding of which is the presence of an elastic buffer for absorption of the frequency difference between the 50Mhz reference clock and the clocking information of the incoming data stream. The clock information on the incoming data stream is not necessary for the PHY implemented with the MII interface. Another change implemented is that the MII RXDV and CRS pins are merged into one signal, CRS\_DV, which is asserted high while detecting incoming packet data. Because of the timing difference between the incoming data and the output data (presented on RMII RXD and caused from the introduction of the elastic buffer), the internal CRS signal is may be deasserted with CRS\_DV asserting when the incoming data ends. For this condition, CRS\_DV toggles at a 25MHz rate for 100Base-TX or 2.5MHz for 10Base-T (low for the first di-bit of nibble, high for second, etc.) until the last piece of data in the elastic buffer is output onto RMII RXD. RXD[1:0] is substituted by 2'b10 while RXER is asserted.

#### **7.6 SMI**

SMI (Serial Management Interface) is also known as MII Management Interface, which consists of two signals, MDIO and MDC; allowing the MAC controller to control and monitor the state of PHY. MDC is a clock input for PHY to latch MDIO on its rising edge. The clock can run from DC to 25MHz. MDIO is a bi-directional connection used to write data to, or read data from PHY. The PHY address base is set by pins PHYAD[4:2] and four ports addresses of RTL8204 are internally 00,01,10.11 or 11,10,01,00 respectively depending on whether PHY RV# equals to 1 or 0 upon reset.

SMI Read/Write Cycles									
	Preamble	Start	OP Code	PHYAD	REGAD	TrunAround	Data	Idle	
	(32 bits)	(2 bits)	(2 bits)	(5 bits)	(5 bits)	(2 bits)	(16 bits)		
Read	11	01	10	AAAAA	RRRRR	Z0	DD	Z*	
Write	11	01	01	AAAAA	RRRRR	10	DD	Z*	

<sup>\*</sup>Z: high-impedance. During idle time, MDIO state is determined by an external  $1.5 \mathrm{K}\Omega$  pull-up resistor.

The RTL8204 supports Preamble Suppression, which allows the MAC to issue Read/Write Cycles without preamble bits. However, for the first MII management cycle after power-on reset, 32-bit preamble are needed.

To guarantee the first successful SMI transaction after power-on reset, the MAC should be delayed at least 700us to issue the first SMI Read/Write Cycle relative to the rising edge of reset.



## 7.7 Power Saving and Power Down mode

#### 7.7.1 Power Saving mode

The RTL8204 implements a power saving mode on a per port base. One port automatically enters power saving mode 10 seconds after the cable is disconnected from it, regardless of whether the RTL8204's operation mode is Nway or Force mode. Once one port enters power saving mode, it transmits normal link pulses only on its TXOP/TXON pins and keeps monitoring RXIP/RXIN to try to detect any incoming signals, which might be 100Base-TX MLT-3 idle pattern, 10Base-T link pulses or Nway's FLP (fast link pulses). After it detects any incoming signals, it wakes up from the power saving mode and operates in the normal mode according to the result of the connection.

#### 7.7.2 Power Down mode


Setting MII Reg.0.11 forces RTL8204's corresponding port entering power down mode, which disables all transmit/receive functions and RMII functions on that port, except SMI (MDC/MDIO management interface).

#### 7.7.3 Additional Power Reduction

Additional power reduction can be obtained by using a 1.25:1 transformer on the TX side and using a  $2.45K\Omega$  resistor on the IBREF pin. External pull-high resistors for TXOP/TXON should be changed from  $50\Omega$  to  $78\Omega$ . Refer to application section for more details. Maximum power consumption is reduced by about 20%. Both 10Base-T and 100Base-TX work well on RTL8204 for  $78\Omega$  termination resisters when using this alternative configuration.

## 7.8 LED configuration


All LEDs flash once for about 320ms after power-on reset. All LEDs pins are dual function pins, which can be configured as either active high or low by pulling them low or high accordingly. If the pin is pulled high; the LED is active low after reset. Likewise, if the pin is pulled low; the LED is active high. The typical values for pull-up/down resistors are between 1K to  $10K \Omega$ . The example below shows an example to select PHYAD[4:2]=3'b010 and the circuits for LEDs.






# 8. Application information

## 8.1 10Base-T/100Base-TX




# 8.2 10Base-T/100Base-TX (Power Reduction)





# 8.3 100Base-FX



<sup>\*</sup> The fiber transceiver must work on a 3.3V power supply so that the RTL8204 will not be destroyed on connection.



# 9. Electrical Characteristics

# 9.1 Absolute Maximum Ratings:

**WARNING:** Absolute maximum ratings are limits beyond which may cause permanent damage to the device or affect device reliability. All voltages are specified reference to GND unless otherwise specified.

Parameter	Min	Max	Units
Storage Temperature	-55	+150	°C
Vcc Supply Referenced to GND	-0.5	+4.0	V
Digital Input Voltage	-0.5	Vcc	V
DC Output Voltage	-0.5	Vcc	V

# 9.2 Operating Range:

Parameter	Min	Max	Units
Ambient Operating Temperature(Ta)	0	+70	°C
Vcc Supply Voltage Range(Vcc)	3.15	3.45	V

#### 9.3 DC Characteristics

(0°C<Ta<70°C, 3.15V<Vcc<3.45V)

Parameter	SYM	Conditions	Min	Тур	Max	Units
Power Supply Current for	Icc	10 Base-T, idle		208		mA
all 4 ports		10 Base-T, Peak continuous 100% utilization		461		
		100 Base-TX, idle		342		
		100 Base-TX, Peak continuous 100% utilization		357		
		10/100 Base-TX, low power without cable		66		
		Power down		46		
Power Consumption for all	PS	10 Base-T, idle		0.74		W
4 ports		10 Base-T, Peak continuous 100% utilization		1.62		
		100 Base-TX, idle		1.15		
		100 Base-TX, Peak continuous 100% utilization		1.19		
		10/100 Base-TX, low power without cable		0.22		
		Power down		0.15		
TTL Input High Voltage	$V_{ih}$		2.0			V
TTL Input Low Voltage	$V_{il}$				8.0	V
TTL Input Current	I <sub>in</sub>		-50		50	uA
TTL Input Capacitance	C <sub>in</sub>			5		pF
Output High Voltage	V <sub>oh</sub>		Vcc-0.4			V
Output Low voltage	V <sub>ol</sub>				0.4	V
LED Output Current	I <sub>oh</sub>				10	mA
LED Output Current	I <sub>ol</sub>				12	mA

Parameter	SYM	Conditions	Min	Тур	Max	Units	
Output Tristate Leakage	$ I_{OZ} $				10	uA	
Current	. 02						
Transmitter, 100Base-TX (1:1 Transformer Ratio)							
TX+/- Output Current High	$I_{OH}$				40	mA	
TX+/- Output Current Low	$I_{OL}$		0			uA	



Transmitter, 10Base-T(1:1 Transformer Ratio)								
TX+/- Output Current High	I <sub>OH</sub>				100	mA		
TX+/- Output Current Low	$I_{OL}$		0			uA		
	Tr	ansmitter, 100Base-TX(1.25:1 Transformer Rati	io)					
TX+/- Output Current High	$I_{OH}$				32	mA		
TX+/- Output Current Low	$I_{OL}$		0			uA		
	7	Fransmitter, 10Base-T (1.25:1 Transformer Ratio	)					
TX+/- Output Current High	$I_{OH}$				80	mA		
TX+/- Output Current Low	$I_{OL}$		0			uA		
		Receiver, 100Base-TX						
RX+/- Common-mode input				1.32		V		
voltage								
RX+/- Differential input				20		kΩ		
resistance								
	Receiver, 10BaseT							
Differential Input Resistance				20		kΩ		
Input Squelch Threshold				340		mV		

# 9.4 AC Characteristics

(0°C<Ta<70°C, 3.15V<Vcc<3.45V)

Parameter	SYM	Conditions	Min	Тур	Max	Units
Transmitter, 100Base-TX						
Differential Output Voltage, peak-to-peak	$v_{\mathrm{OD}}$	$50\Omega$ from each output to Vcc, Best-fit over 14 bit times	1.9	2.03	2.1	V
Differential Output Voltage Symmetry	V <sub>OS</sub>	$50\Omega$ from each output to Vcc, $ Vp+ / Vp- $	0.99	1	1.01	%
Differential Output Overshoot	v <sub>oo</sub>	Percent of Vp+ or Vp-		3.43	5	%
Rise/Fall time	$t_r, t_f$	10-90% of Vp+ or Vp-	3	3.8	5	ns
Rise/Fall time imbalance	$ t_r - t_f $			200	500	ps
Duty Cycle Distortion		Deviation from best-fit time-grid, 010101 Sequence		±175	±200	ps
Timing jitter		Idle pattern		0.75	0.8	ns
Transmitter, 10Base-T						
Differential Output Voltage, peak-to-peak	$v_{OD}$	$50\Omega$ from each output to Vcc, all pattern	4.5	5.06	5.5	V
TP_IDL Silence Duration		Period of time from start of TP_IDL to link pulses or period of time between link pulses	13.6	15.6	16	ms
TD Short Circuit Fault Tolerance		Peak output current on TD short circuit for 10 seconds.		152		mA
TD Differential Output Impedance (return loss)		Return loss from 5MHz to 10MHz for reference resistance of 100 $\Omega$ .	26		40	dB
TD Common-Mode Output Voltage	Ecm	Terminate each end with $50\Omega$ resistive load.		45.6	50	mV
Transmitter Output Jitter				11.5		ns
RD Differential Output Impedance (return loss)		Return loss from 5MHz to 10MHz for reference resistance of 100 $\Omega$ .	35			dB
Harmonic Content		dB below fundamental, 20 cycles of all ones data	27	28		dB
Start-of-idle Pulse width		TP IDL width	280		330	ns



# 9.5 Digital Timing Characteristics


Parameter	SYM	Conditions	Min	Тур	Max	Units
		100Base-TX Transmit System Timing		~ .		
Active TX_EN Sampled to						Bits
first bit of "J on MDI						
output						
Inactive TX_EN Sampled						Bits
to first bit of "T on MDI						
output		E TYPE AL TYPE				D.'.
TX Propagation Delay	t <sub>TXpd</sub>	From TXD[1:0] to TXOP/N				Bits
		100Base-TX Receive System Timing				
First bit of "J on MDI input		From RXIP/N to CRS_DV		6	8	Bits
to CRS_DV assert		E DVIDAL CDC DV		1.6	1.0	D'
First bit of "T on MDI		From RXIP/N to CRS_DV		16	18	Bits
input to CRS_DV de-assert  RX Propagation Delay		From RXIP/N to RXD[1:0]		15	17	Bits
KX i iopagation Delay	t <sub>RXpd</sub>			13	1,7	Dits
TV Propagation Delay	4	10Base-T Transmit System Timing			-	Dita
TX Propagation Delay	$t_{TXpd}$	From TXD[1:0] to TXOP/N		5	6	Bits
TXEN to MDI output		From TXEN assert to TXOP/N		5	6	Bits
G : G T		10Base-T Receive System Timing		10		D.,
Carrier Sense Turn-on delay	$t_{CSON}$	Preamble on RXIP/N to CRS_DV asserted		12		Bits
Carrier Sense Turn-off Delay	$t_{CSOFF}$	TP_IDL to CRS_DV de-asserted		8	9	Bits
RX Propagation Delay	$t_{RXpd}$	From RXIP/N to RXD[1:0]	9		12	Bits
LED timing						
LED On Time	t <sub>LEDon</sub>	While LED blinking		43		ms
LED Off Time	t <sub>LEDoff</sub>	While LED blinking		43		ms
Jabber timing (10Base-T only)						
Jabber Active		From TXEN=1 to Jabber asserted	60	70	80	ms
Jabber de-assert		From TXEN=0 to Jabber de-asserted	60		86	ms
RMII Timing						
TXD, TXEN Setup time		TXD [1:0], TXEN to REFCLK rising edge	4			ns
		setup time				
TXD, TXEN Hold time		TXD [1:0], TXEN to REFCLK rising edge hold	2			ns
DVD CDCDV DVED		time			0	
RXD, CRSDV, RXER to		Output delay from REFCLK rising edge to	4		8	ns
REFCLK delay RXD [1:0], CRSDV, RXER  SMI Timing						
MDC		MDC clock rate			25	MHz
MDIO Setup Time		Write cycle	10		23	ns
MDIO Setup Time  MDIO Hold Time		Write cycle Write cycle	10		10	ns
MDIO output delay relative		Read cycle			15	ns
to rising edge of MDC		10000 03010			1.5	110
		<del>!</del>		·	L	

# 9.6 Thermal Data

Parameter	SYM	Conditions	Min	Тур	Max	Units
Thermal resistance: junction to ambient, 0 ft/s airflow	θја	4 layers PCB, ambient temperature 25°C		40.74		°C/W
Thermal resistance: junction to case, 0 ft/s airflow	θјс	4 layers PCB, ambient temperature 25°C		1.00		°C/W



# 10. 100 Pin PQFP dimensions



#### Note:

Symbol	Dimension (mm)		
A	3.3 00(max)		
$A_1$	0.100(min)		
$A_2$	2.85±0.127		
В	0.26(min) 0.36(max)		
C	0.150±0.008		
D	14.000±0.100		
Е	20.000±0.100		
е	0.650±0.150		
Hd	17.200±0.250		
$H_{\rm E}$	23.200±0.250		
L	0.800±0.150		
$L_1$	1.600±0.150		
Y	0.080(max)		
θ	0° ~ 8°		



# 11. Document Revision Information

Revision	Date	Change
1.00	04/20/2000	Original document.
1.01	05/08/2000	First SMI read/write cycle after power-on reset. P.7 and P.15
1.02	05/12/2000	Power-on VCC rising time to complete auto-reset. P.6.
		Reset description in details. P.12.
1.03	05/29/2000	Add 100Base-FX features. P.4,5,6,7,9,11,13,14,19.
		Add pull high 3.3V in application circuits. P.17,18.
1.04	07/05/2000	MII Reg.1 Bit1=1. P.10
1.05	07/20/2000	Remove figure descriptions. P.17,18,19.
1.06	08/03/2000	Operating temperature -> Ambient Operating temperature. P.20
1.07	03/12/2001	Modify Iol and Ioh spec. of LED at P20.
1.08	04/24/2001	Add RMII setup/hold time and output delay relative to REFCLK.P.22
1.09	07/30/2001	Clean English grammar.
1.10	12/06/2001	Adjust Register 0.8 (duplex pin) information

#### Realtek Semiconductor Corp.

#### Headquarters

1F, No. 2, Industry East Road IX, Science-based

Industrial Park, Hsinchu, 300, Taiwan, R.O.C.

Tel: 886-3-5780211 Fax: 886-3-5776047

WWW: www.realtek.com.tw