Single Synchronous Buck Controller

General Description

The RP6102 PWM controller provides high efficiency, excellent transient response, and high DC output accuracy needed for stepping down high-voltage batteries to generate low-voltage CPU core, I/O, and chipset RAM supplies in notebook computers.

The constant-on-time PWM control scheme handles wide input/output voltage ratios with ease and provides 100ns "instant-on" response to load transients while maintaining a relatively constant switching frequency.

The RP6102 achieves high efficiency at a reduced cost by eliminating the current-sense resistor found in traditional current-mode PWMs. Efficiency is further enhanced by its ability to drive very large synchronous rectifier MOSFETs. The buck conversion allows this device to directly step down high-voltage batteries for the highest possible efficiency. The RP6102 is intended for CPU core, chipset, DRAM, or other low-voltage supplies as low as 0.75V.

Ordering Information



Note:

Richpower Green products are :

- ▶ RoHS compliant and compatible with the current requirements of IPC/JEDEC J-STD-020.
- ▶ Suitable for use in SnPb or Pb-free soldering processes.

Marking Information

For marking information, contact our sales representative directly or through a Richpower distributor located in your area, otherwise visit our website for detail.

Features


- Ultra-High Efficiency
- Resistor Programmable Current Limit by Low-Side R_{DS(ON)} Sense (Lossless Limit) or Sense Resistor (High Accuracy)
- Quick Load-Step Response within 100ns
- 1% V_{OUT} Accuracy over Line and Load
- Adjustable 0.75V to 3.3V Output Range
- 4.5V to 26V Battery Input Range
- Resistor Programmable Frequency
- Over/Under Voltage Protection
- 2 Steps Current Limit During Soft-Start
- Drives Large Synchronous-Rectifier FETs
- Power-Good Indicator
- RoHS Compliant and 100% Lead (Pb)-Free

Applications

- Notebook Computers
- CPU Core Supply
- Chipset/RAM Supply as Low as 0.75V


Pin Configurations

(TOP VIEW)



SOP-14

Typical Application Circuit




Functional Pin Description

Pin NO.	Pin Name	Pin Function			
1	FB	VOUT Feedback Input. Connect FB to a resistor voltage divider from VOUT to GND to adjust the output from 0.75V to 3.3V.			
2	PGOOD	Power Good Signal Open-Drain Output of PWM Converter. This pin will pulled high when the output voltage is within the target range.			
3	GND	Ground for Analog Circuitry. The exposed pad must be soldered to a large PCB and connected to GND for maximum power dissipation.			
4	PGND	Power Ground.			
5	LGATE	Low-side N-MOSFET Gate-Drive Output for PWM. This pin swings between GND and VDDP.			
6	VDDP	VDDP is the gate driver supply for the external MOSFETs. Bypass to GND with a 1uF ceramic capacitor.			
7	ос	PWM Current Limit Setting and sense. Connect a resistor between OC to PHASE for current limit setting.			
8	PHASE	Inductor Connection. This pin is not only the zero-current-sense input for the PWM converter, but also the UGATE high-side gate driver return.			
9	UGATE	High-Side N-MOSFET Floating Gate-Driver Output for the PWM converter. This pin swings between PHASE and BOOT.			
10	воот	Boost Capacitor Connection for PWM Converter. Connect an external ceramic capacitor to PHASE and an external diode to VDDP.			
11	EN/DEM	PWM Enable and Operation Mode Selection Input. Connect to VDD for diode-emulation mode, connect to GND for shutdown mode and floating the pin for CCM mode.			
12	TON	VIN Sense Input. Connect to VIN through a resistor. TON is an input of the PWM controller.			
13	VOUT	VOUT Sense Input. Connect to the output of PWM converter. VOUT is an input of the PWM controller.			
14	VDD	Analog Supply Voltage Input for the internal analog integrated circuit. Bypass to GND with a 1uF ceramic capacitor.			



Function Block Diagram



RP6102



Absolute Maximum Ratings (Note 1)

I WE TONK OND	0.01// 0.01/
Input Voltage, TON to GND	
• BOOT to GND	0.3V to 38V
PHASE to BOOT	6V to 0.3V
• VDD, VDDP, VOUT, EN/DEM, FB, PGOOD to GND	
• UGATE to PHASE	0.3V to 6V
• OC to GND	0.3V to 32V
• LGATE to GND	0.3V to 6V
• PGND to GND	0.3V to 0.3V
 Power Dissipation, P_D @ T_A = 25°C 	
SOP-14	1.000W
Package Thermal Resistance (Note 4)	
SOP-14, θ _{JA}	100°C/W
• Lead Temperature (Soldering, 10 sec.)	260°C
• Junction Temperature	150°C
Storage Temperature Range	65°C to 150°C
ESD Susceptibility (Note 2)	
HBM (Human Body Mode)	2kV
MM (Machine Mode)	200V

Recommended Operating Conditions (Note 3)

• Input Voltage, V _{IN}	- 4.5V to 26V
• Supply Voltage, V _{DD} , V _{DDP}	- 4.5V to 5.5V
Junction Temperature Range	- −40°C to 125°C
Ambient Temperature Range	- −40°C to 85°C

Electrical Characteristics

 $(V_{DD} = V_{DDP} = 5V, V_{IN} = 15V, V_{OUT} = 1.25V, EN/DEM = V_{DD}, R_{TON} = 1M\Omega, T_A = 25^{\circ}C, unless otherwise specified)$

Parameter	Symbol	Test Conditions	Min	Тур	Max	Units
PWM Controller						
Quiescent Supply Current		VDD + VDDP, FB = 0.8V			1250	uA
TON Operating Current		R _{TON} = 1 M		15		uA
		VDD + VDDP		1	10	uA
Shutdown Current	I _{SHDN}	TON		1	5	uA
		EN/DEM = 0V	-10	-1		uA

To be continued



Parameter	Symbol	Test Conditions	Min	Тур	Max	Units
FB Reference Voltage	V _{FB}	V _{DD} = 4.5 to 5.5V	0.742	0.75	0.758	V
FB Input Bias Current		FB = 0.75V	-1	0.1	1	uA
Output Voltage Range	V _{OUT}		0.75		3.3	V
On-Time		V _{IN} = 15V, V _{OUT} = 1.25V, R _{TON} = 1M	267	334	401	ns
Minimum Off-Time			250	400	550	ns
V _{OUT} Shutdown Discharge Resistance		EN/DEM = GND	_	20		Ω
Current Sensing						
ILIM Source Current		LGATE = High	18	20	22	uA
Current Comparator Offset		GND – OC	-10		10	mV
Current Limit Setting Range	R _{ILIM}		2.5	1	10	kΩ
Zero Crossing Threshold		GND – PHASE, EN/DEM = 5V	-10	1	5	mV
Fault Protection						
Current Limit Sense	VRILIM	GND – PHASE, R _{ILIM} = 2.5k	35	50	65	mV
Voltage	VRILIM	GND – PHASE, R _{ILIM} = 10k	170	200	230	mV
Output UV Threshold			60	70	80	%
OVP Threshold		With respect to error comparator threshold	10	15	20	%
OV Fault Delay		FB forced above OV threshold	_	20		us
VDD UVLO Threshold		Rising edge, Hysteresis = 20mV, PWM disabled below this level	4.1	4.3	4.5	V
Soft-Start Ramp Time		From EN high to internal V_{REF} reach 0.71V (0 \rightarrow 95%)	1	1.35		ms
UV Blank Time		From EN signal going high	1	3.1		ms
Thermal Shutdown			-	155		°C
Thermal Shutdown Hysteresis			I	10		°C
Driver On-Resistance						
UGATE Driver Pull Up		BOOT – PHASE = 5V	_	1.5	5	Ω
UGATE Driver Sink	RUGATEsk	BOOT – PHASE = 5V	_	1.5	5	Ω
LGATE Driver Pull Up		LGATE, High State (Source)	1	1.5	5	Ω
LGATE Driver Pull Down		LGATE, Low State (Sink)	-	0.6	2.5	Ω
UGATE Driver Source/Sink Current		UGATE – PHASE = 2.5V, BOOT – PHASE = 5V	_	1		Α
LGATE Driver Source Current		LGATE forced to 2.5V	_	1		Α
LGATE Driver Sink Current		LGATE forced to 2.5V	I	3		Α
Do ad Time		LGATE Rising (PHASE = 1.5V)	ı	30		
Dead Time		UGATE Rising	_	30	ns	

To be continued





Parameter	Symbol	Test Conditions	Min	Тур	Max	Units
Logic I/O						
EN/DEM Logic Low Voltage					0.8	V
EN/DEM Logic High Voltage			2.9		-	V
EN/DEM Floating Voltage		EN/DEM Open		2	_	V
Logic Input Current		EN/DEM = V _{DD}		1	5	- uA
		EN/DEM = 0	-5	-1	_	
PGOOD (upper side threshold decide by OV threshold)						
Trip Threshold (Falling)		Measured at FB, with respect to reference, no load. Hysteresis = 3%	-13	-10	-7	%
Fault Propagation Delay		Falling edge, FB forced below PGOOD trip threshold		2.5	_	us
Output Low Voltage		I _{SINK} = 1mA			0.4	V
Leakage Current		High state, forced to 5.0V			1	uA


- **Note 1.** Stresses listed as the above " Absolute Maximum Ratings" may cause permanent damage to the device. These are for stress ratings. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may remain possibility to affect device reliability.
- Note 2. Devices are ESD sensitive. Handling precaution is recommended.
- Note 3. The device is not guaranteed to function outside its operating conditions.
- Note 4. θ_{JA} is measured in the natural convection at T_A = 25°C on a high effective four layers thermal conductivity test board of JEDEC 51-7 thermal measurement standard. The case point of θ_{JC} is on the expose pad for the WQFN package.





Typical Operating Characteristics











































RP6102 RICHPOWER

Application Information

The RP6102 PWM controller provides high efficiency, excellent transient response, and high DC output accuracy needed for stepping down high-voltage batteries to generate low-voltage CPU core, I/O, and chipset RAM supplies in notebook computers. Richpower Mach ResponseTM technology is specifically designed for providing 100ns " instant-on" response to load steps while maintaining a relatively constant operating frequency and inductor operating point over a wide range of input voltages. The topology circumvents the poor load-transient timing problems of fixed-frequency current-mode PWMs while avoiding the problems caused by widely varying switching frequencies in conventional constant-on-time and constant- off-time PWM schemes. The DRVTM mode PWM modulator is specifically designed to have better noise immunity for such a single output application.

PWM Operation

The Mach ResponseTM DRVTM mode controller relies on the output filter capacitor's effective series resistance (ESR) to act as a current-sense resistor, so the output ripple voltage provides the PWM ramp signal. Refer to the function diagrams of RP6102, the synchronous high-side MOSFET is turned on at the beginning of each cycle. After the internal one-shot timer expires, the MOSFET is turned off. The pulse width of this one shot is determined by the converter's input and output voltages to keep the frequency fairly constant over the input voltage range. Another one-shot sets a minimum off-time (400ns typ.).

On-Time Control (TON)

The on-time one-shot comparator has two inputs. One input monitors the output voltage, while the other input samples the input voltage and converts it to a current. This input voltage-proportional current is used to charge an internal on-time capacitor. The on-time is the time required for the voltage on this capacitor to charge from zero volts to V_{OUT}, thereby making the on-time of the high-side switch directly proportional to output voltage and inversely proportional to input voltage. The implementation results in a nearly constant switching frequency without the need a clock generator.

 $T_{ON} = 3.85p \times R_{TON} \times V_{OUT} / (V_{IN} - 0.5)$

And then the switching frequency is:

Frequency = $V_{OUT} / (V_{IN} \times T_{ON})$

 R_{TON} is a resistor connected from the input supply (V_{IN}) to TON pin.

Mode Selection (EN/DEM) Operation

The EN/DEM pin enables the supply. When EN/DEM is tied to VDD, the controller is enabled and operates in diode-emulation mode. When the EN/DEM pin is floating, the RP6102 will operate in forced-CCM mode.

Diode-Emulation Mode (EN/DEM = High)

In diode-emulation mode, RP6102 automatically reduces switching frequency at light-load conditions to maintain high efficiency. This reduction of frequency is achieved smoothly and without increasing V_{OUT} ripple or load regulation. As the output current decreases from heavyload condition, the inductor current is also reduced, and eventually comes to the point that its valley touches zero current, which is the boundary between continuous conduction and discontinuous conduction modes. By emulation the behavior of diodes, the low-side MOSFET allows only partial of negative current when the inductor freewheeling current reach negative. As the load current is further decreased, it takes longer and longer to discharge the output capacitor to the level than requires the next " ON" cycle. The on-time is kept the same as that in the heavy-load condition. In reverse, when the output current increases from light load to heavy load, the switching frequency increases to the preset value as the inductor current reaches the continuous condition. The transition load point to the light-load operation can be calculated as follows (Figure 1):

$$I_{LOAD} \approx \frac{(V_{IN} - V_{OUT})}{2L} \times T_{ON}$$

where T_{ON} is On-time.




Figure 1. Boundary condition of CCM/DEM

The switching waveforms may appear noisy and asynchronous when light loading causes diode-emulation operation, but this is a normal operating condition that results in high light-load efficiency. Trade-offs in DEM noise vs. light-load efficiency are made by varying the inductor value. Generally, low inductor values produce a broader efficiency vs. load curve, while higher values result in higher full-load efficiency (assuming that the coil resistance remains fixed) and less output voltage ripple. The disadvantages for using higher inductor values include larger physical size and degrades load-transient response (especially at low input-voltage levels).

Forced-CCM Mode (EN/DEM = floating)

The low-noise, forced-CCM mode (EN/DEM = floating) disables the zero-crossing comparator, which controls the low-side switch on-time. This causes the low-side gate-drive waveform to become the complement of the high-side gate-drive waveform. This in turn causes the inductor current to reverse at light loads as the PWM loop to maintain a duty ratio $V_{\text{OUT}}/V_{\text{IN}}$. The benefit of forced-CCM mode is to keep the switching frequency fairly constant, but it comes at a cost: The no-load battery current can be up to 10mA to 40mA, depending on the external MOSFETs.

Current-Limit Setting (OCP)

RP6102 has cycle-by-cycle current limiting control. The current-limit circuit employs a unique "valley" current sensing algorithm. If the magnitude of the current-sense signal at OC is above the current-limit threshold, the PWM is not allowed to initiate a new cycle (Figure 2).




Figure 2. Valley Current-Limit

Current sensing of the RP6102 can be accomplished in two ways. Users can either use a current-sense resistor or the on-state of the low-side MOSFET ($R_{DS(ON)}$). For resistor sensing, a sense resistor is placed between the source of low-side MOSFET and PGND (Figure 3(a)). $R_{DS(ON)}$ sensing is more efficient and less expensive (Figure 3(b)). There is a compromise between current-limit accuracy and sense resistor power dissipation.




Figure 3. Current-Sense Methods

In both cases, the $R_{\rm ILIM}$ resistor between the OC pin and PHASE pin sets the over current threshold. This resistor $R_{\rm ILIM}$ is connected to a 20uA current source within the RP6102 which is turned on when the low-side MOSFET turns on. When the voltage drop across the sense resistor or low-side MOSFET equals the voltage across the $R_{\rm ILIM}$ resistor, positive current limit will activate. The high-side MOSFET will not be turned on until the voltage drop across the sense element (resistor or MOSFET) falls below the voltage across the $R_{\rm ILIM}$ resistor.

Choose a current limit resistor by following Equation:

R_{ILIM} = I_{LIMIT} x R_{SENSE} / 20uA

Carefully observe the PC board layout guidelines to ensure that noise and DC errors do not corrupt the current-sense signal seen by OC and PGND. Mount the IC close to the low-side MOSFET and sense resistor with short, direct

RP6102 RICHPOWER

traces, making a Kelvin sense connection to the sense resistor.

MOSFET Gate Driver (UGATE, LGATE)

The high-side driver is designed to drive high-current, low $R_{DS(ON)}$ N-MOSFET(s). When configured as a floating driver, 5V bias voltage is delivered from VDDP supply. The average drive current is proportional to the gate charge at V_{GS} = 5V times switching frequency. The instantaneous drive current is supplied by the flying capacitor between BOOT and PHASE pins.

A dead time to prevent shoot through is internally generated between high-side MOSFET off to low-side MOSFET on, and low-side MOSFET off to high-side MOSFET on.

The low-side driver is designed to drive high current, low $R_{DS(ON)}$ N-MOSFET(s). The internal pull-down transistor that drives LGATE low is robust, with a 0.6Ω typical onresistance. A 5V bias voltage is delivered form VDDP supply. The instantaneous drive current is supplied by the flying capacitor between VDDP and PGND.

For high-current applications, some combinations of highand low-side MOSFETs might be encountered that will cause excessive gate-drain coupling, which can lead to efficiency-killing, EMI-producing shoot-through currents. This is often remedied by adding a resistor in series with BOOT, which increases the turn-on time of the high-side MOSFET without degrading the turn-off time (Figure 4).




Figure 4. Reducing the UGATE Rise Time

Power-Good Output (PGOOD)

The power good output is an open-drain output and requires a pull-up resistor. When the output voltage is 15% above or 10% below its set voltage, PGOOD gets pulled low. It is held low until the output voltage returns to within these tolerances once more. In soft start, PGOOD is actively

held low and is allowed to transition high until soft start is over and the output reaches 93% of its set voltage. There is a 2.5us delay built into PGOOD circuitry to prevent false transition.

POR, UVLO and Soft-Start

Power-on reset (POR) occurs when VDD rises above to approximately 4.3V, the RP6102 will reset the fault latch and preparing the PWM for operation. Below $4.1V_{(MIN)}$, the VDD undervoltage-lockout (UVLO) circuitry inhibits switching by keeping UGATE and LGATE low.

A built-in soft-start is used to prevent surge current from power supply input after EN/DEM is enabled. It clamps the ramping of internal reference voltage which is compared with FB signal. The typical soft-start duration is 1.35ms.

Furthermore, the maximum allowed current limit is segment in 2 steps during 1.35ms period.

Output Over Voltage Protection (OVP)

The output voltage can be continuously monitored for over voltage protection. When the output voltage exceeds 15% of the its set voltage threshold, over voltage protection is triggered and the low-side MOSFET is latched on. This activates the low-side MOSFET to discharge the output capacitor.

RP6102 is latched once OVP is triggered and can only be released by VDD or EN/DEM power-on reset. There is 20us delay built into the over voltage protection circuit to prevent false transitions.

Output Under Voltage Protection (UVP)

The output voltage can be continuously monitored for under voltage protection. When the output voltage is less than 70% of its set voltage threshold, under voltage protection is triggered and then both UGATE and LGATE gate drivers are forced low. In order to remove the residual charge on the output capacitor during the under voltage period, if PHASE is greater than 1V, the LGATE is forced high until PHASE is lower than 1V. There is 2.5us delay built into the under voltage protection circuit to prevent false transitions. During soft-start, the UVP will be blanked around 3.1ms.

Output Voltage Setting (FB)

The output voltage can be adjusted from 0.75V to 3.3V by setting the feedback resistor R1 and R2 (Figure 5). Choose R2 to be approximately $10k\Omega$, and solve for R1 using the equation:

$$V_{OUT} = V_{FB} \times \left[1 + \left(\frac{R1}{R2} \right) \right]$$

where V_{FB} is 0.75V.

Note that in order for the device to regulate in a controlled manner, the ripple content at the feedback pin, V_{FB} , should be approximately 15mV at minimum V_{BAT} , and worst case no smaller than 10mV. If V_{ripple} at minimum V_{BAT} is less than 15mV, the above component values should be revisited in order to improve this. Quite often a small capacitor, C1, is required in parallel with the top feedback resistor, R1, in order to ensure that V_{FB} is large enough. The value of C1 can be calculated as follows, where R2 is the bottom feedback resistor.

Firstly calculating the value of Z1 required:

$$Z1 = \frac{R2}{0.015} \times (V_{ripple_VBAT(MIN)} - 0.015) \quad \Omega$$

Secondly calculating the value of C1 required to achieve this:

$$C1 = \frac{\left(\frac{1}{Z1} - \frac{1}{R1}\right)}{2 \times \pi \times f_{SW \ VBAT(MIN)}} F$$

Finally using the equation as follows to verify the value of V_{FB} :

 $V_{FB} V_{BAT(MIN)} = V_{ripple} V_{BAT(MIN)}$

$$\times \left[\frac{R2}{R2 + \frac{1}{\frac{1}{R1} + 2 \times \pi \times f_{SW_VBAT(MIN)} \times C1}} \right] V$$

where $V_{ripple_VBAT(MIN)}$ is the output ripple voltage in minimum V_{BAT} ;

 $f_{\text{sw_VBAT}(\text{MIN})}$ is the switching frequency in minimum $V_{\text{BAT}};$

 $V_{\text{FB_VBAT}(\text{MIN})}$ is the ripple voltage into FB pin in minimum $V_{\text{BAT}}.$




Figure 5. Setting The Output Voltage

For application that output voltage is higher than 3.3V, user can also use a voltage divider to keep VOUT pin voltage within 0.75V to 2.8V as shown in Figure 6. For this case, T_{ON} can be determined as below :

If R_{TON} < 2M
$$\Omega$$
 then T_{ON} = 3.85p $\times \frac{\text{R}_{\text{TON}} \times \text{V}_{\text{OUT_FB}}}{\text{V}_{\text{IN}} - 0.5}$
If R_{TON} \geq 2M Ω then T_{ON} = 3.55p $\times \frac{\text{R}_{\text{TON}} \times \text{V}_{\text{OUT_FB}}}{\text{V}_{\text{IN}} - 0.4}$

Where R_{TON} is T_{ON} set resistor and the V_{OUT_FB} is the output signal of resistor divider. Since the switching frequency is

$$F_S = \frac{V_{OUT}}{V_{IN} \times T_{ON}}$$

For a given switching frequency, we can obtain the R_{TON} as below

If $R_{TON} < 2M\Omega$ then

$$R_{TON} = \frac{V_{OUT} - 0.5}{V_{IN}} \times \frac{V_{OUT}}{V_{OUT_FB}} \times \frac{1}{F_S \times 3.85p}$$

If $R_{TON} \ge 2M\Omega$ then

$$\mathsf{R}_{\mathsf{TON}} = \frac{\mathsf{V}_{\mathsf{OUT}} - 0.4}{\mathsf{V}_{\mathsf{IN}}} \times \frac{\mathsf{V}_{\mathsf{OUT}}}{\mathsf{V}_{\mathsf{OUT_FB}}} \times \frac{1}{\mathsf{F}_{\mathsf{S}} \times 3.55 \mathsf{p}}$$




Figure 6. Output Voltage Setting for $V_{OUT} > 3.3V$ Application

RP6102 RICHPOWER

Output Inductor Selection

The switching frequency (on-time) and operating point (% ripple or $L_{\rm IR}$) determine the inductor value as follows :

$$L = \frac{T_{ON} \times (V_{IN} - V_{OUT})}{L_{IR} \times I_{LOAD(MAX)}}$$

Find a low-pass inductor having the lowest possible DC resistance that fits in the allowed dimensions. Ferrite cores are often the best choice, although powdered iron is inexpensive and can work well at 200kHz. The core must be large enough and not to saturate at the peak inductor current (I_{PEAK}):

$$I_{PEAK} = I_{LOAD(MAX)} + [(L_{IR} / 2) \times I_{LOAD(MAX)}]$$

Output Capacitor Selection

The output filter capacitor must have ESR low enough to meet output ripple and load-transient requirement, yet have high enough ESR to satisfy stability requirements. Also, the capacitance value must be high enough to absorb the inductor energy going from a full-load to no-load condition without tripping the OVP circuit.

For CPU core voltage converters and other applications where the output is subject to violent load transient, the output capacitor's size depends on how much ESR is needed to prevent the output from dipping too low under a load transient. Ignoring the sag due to finite capacitance:

$$\mathsf{ESR} \ \leq \ \frac{V_{P-P}}{I_{\mathsf{LOAD}(\mathsf{MAX})}}$$

In non-CPU applications, the output capacitor's size depends on how much ESR is needed to maintain at an acceptable level of output voltage ripple:

$$\mathsf{ESR} \ \leq \ \frac{V_{P\text{-}P}}{\mathsf{L}_{\mathsf{IR}} \times \mathsf{I}_{\mathsf{LOAD}(\mathsf{MAX})}}$$

Organic semiconductor capacitor(s) or specially polymer capacitor(s) are recommended.

Output Capacitor Stability

Stability is determined by the value of the ESR zero relative to the switching frequency. The point of instability is given by the following equation:

$$f_{ESR} = \frac{1}{2 \times \pi \times ESR \times C_{OUT}} \le \frac{f_{SW}}{4}$$

Do not put high-value ceramic capacitors directly across the outputs without taking precautions to ensure stability. Large ceramic capacitors can have a high-ESR zero frequency and cause erratic and unstable operation. However, it is easy to add sufficient series resistance by placing the capacitors a couple of inches downstream from the inductor and connecting V_{OUT} or FB divider close to the inductor.

There are two related but distinct ways including doublepulsing and feedback loop instability to identify the unstable operation.

Double-pulsing occurs due to noise on the output or because the ESR is too low that there is not enough voltage ramp in the output voltage signal. The "fools" the error comparator into triggering a new cycle immediately after 400ns minimum off-time period has expired. Double-pulsing is more annoying than harmful, resulting in nothing worse than increased output ripple. However, it may indicate the possible presence of loop instability, which is caused by insufficient ESR.

Loop instability can result in oscillation at the output after line or load perturbations that can trip the over voltage protection latch or cause the output voltage to fall below the tolerance limit.

The easiest method for stability checking is to apply a very zero-to-max load transient and carefully observe the output-voltage-ripple envelope for overshoot and ringing. It helps to simultaneously monitor the inductor current with AC probe. Do not allow more than one ringing cycle after the initial step-response under- or over-shoot.

Thermal Considerations

For continuous operation, do not exceed absolute maximum operation junction temperature.

The maximum power dissipation depends on the thermal resistance of IC package, PCB layout, the rate of surroundings airflow and temperature difference between junction to ambient. The maximum power dissipation can be calculated by following formula:

$$P_{D(MAX)} = (T_{J(MAX)} - T_A) / \theta_{JA}$$

Where $T_{J(MAX)}$ is the maximum operation junction temperature 125°C, T_A is the ambient temperature and the θ_{JA} is the junction to ambient thermal resistance.

For recommended operating conditions specification of RP6102, where $T_{J(MAX)}$ is the maximum junction temperature of the die (125°C) and T_A is the maximum ambient temperature. The junction to ambient thermal resistance θ_{JA} is layout dependent. For SOP-14 packages, the thermal resistance θ_{JA} is 100°C/W on the standard JEDEC 51-7 four layers thermal test board. The maximum power dissipation at T_A = 25°C can be calculated by following formula:


 $P_{D(MAX)} = (125^{\circ}C - 25^{\circ}C)/(100^{\circ}C/W) = 1.000 \text{ W for SOP-}$ 14 packages


Layout Considerations


Layout is very important in high frequency switching converter design. If designed improperly, the PCB could radiate excessive noise and contribute to the converter instability. Certain points must be considered before starting a layout for RP6102.

- ▶ Connect RC low-pass filter from VDDP to VDD, 1uF and 10Ω are recommended. Place the filter capacitor close to the IC.
- Keep current limit setting network as close as possible to the IC. Routing of the network should avoid coupling to high-voltage switching node.
- ▶ Connections from the drivers to the respective gate of the high-side or the low-side MOSFET should be as short as possible to reduce stray inductance.
- ▶ All sensitive analog traces and components such as VOUT, FB, GND, EN/DEM, PGOOD, OC, VDD, and TON should be placed away from high-voltage switching nodes such as PHASE, LGATE, UGATE, or BOOT nodes to avoid coupling. Use internal layer(s) as ground plane(s) and shield the feedback trace from power traces and components.
- ▶ Current sense connections must always be made using Kelvin connections to ensure an accurate signal, with the current limit resistor located at the device.
- Power sections should connect directly to ground plane(s) using multiple vias as required for current handling (including the chip power ground connections). Power components should be placed to minimize loops and reduce losses.

Outline Dimension







Cumbal	Dimensions	n Millimeters	Dimensions In Inches		
Symbol	Min	Max	Min	Max	
А	8.534	8.738	0.336	0.344	
В	3.810	3.988	0.150	0.157	
С	1.346	1.753	0.053	0.069	
D	0.330	0.508	0.013	0.020	
F	1.194	1.346	0.047	0.053	
Н	0.178	0.254	0.007	0.010	
I	0.102	0.254	0.004	0.010	
J	5.791	6.198	0.228	0.244	
М	0.406	1.270	0.016	0.050	

14- Lead SOP Plastic Package

RICHPOWER MICROELECTRONICS CORP.

Headquarter

Room 2102, 1077 ZuChongZhi Road, Zhang Jiang Hi-TechPark, Pudong New Area, Shanghai, China

Tel: (8621)50277077 Fax: (8621)50276966

Information that is provided by Richpower Technology Corporation is believed to be accurate and reliable. Richpower reserves the right to make any change in circuit design, specification or other related things if necessary without notice at any time. No third party intellectual property infringement of the applications should be guaranteed by users when integrating Richpower products into any application. No legal responsibility for any said applications is assumed by Richpower.