

# RHFLVDS325

### Rad-hard quad LVDS receiver

#### Datasheet - production data

- Large input common mode: -1 V to +4 V
- Guaranteed up to 300 krad TID
- SEL immune up to 135 MeV.cm²/mg
- SET/SEU immune up to 32 MeV.cm²/mg

### Description


The RHFLVDS325 is a quad, low-voltage differential signaling (LVDS) receiver specifically designed, packaged and qualified for use in aerospace environments in a low-power and fast data transmission standard.

The circuit features an internal fail-safe function to ensure a known state in case of an input short circuit or a floating input.

All pins have cold spare buffers to ensure they are in high impedance when  $V_{CC}$  is tied to GND.

Designed using ST's proprietary CMOS process with specific mitigation techniques, the RHFLVDS325 achieves "best in the class" for hardness to total ionisation dose and heavy ions.

The RHFLVDS325 can operate over a large temperature range of -55 °C to +125 °C and is housed in a hermetic Ceramic Flat-16 package.



### Features

- LVDS input
- CMOS output
- ANSI TIA/EIA-644 compliant
- 400 Mbps (200 MHz)
- Cold spare on all pins
- Fail-safe function
- 3.3 V operating power supply
- 4.8 V absolute rating
- Power consumption: 43 mW at 3.3 V
- Hermetic package

	Reference	SMD pin	Quality level	Package	Lead finish	Mass	EPPL <sup>(1)</sup>	Temp. range
	RHFLVDS325K1	-	Engineering model	Ceramic Flat-16	Gold	Gold 0.65 g	-	-55 °C to 125 °C
ſ	RHFLVDS325K01V	5962F98652	QML-V Flight	1141-10			Target	125 0

Table 1. Device summary

1. EPPL = ESA preferred part list

This is information on a product in full production.

## Contents

1	Functional description
2	Pin configuration
3	Maximum ratings and operating conditions
4	Radiation
5	Electrical characteristics
6	Test circuit
7	Package information 11
	7.1 Ceramic Flat-16 package information
8	Ordering information
9	Shipping information
10	Revision history



## 1 Functional description




Figure 1. Logic diagram and logic symbol

Differential inputs	Ena	Enables		
А, В	G	G	Y	
\/	Н	Х	Н	
V <sub>ID</sub> ≥100 mV	Х	L	Н	
100  m (4.5) (-4.100  m) (-4	Н	Х	?	
-100 mV < V <sub>ID</sub> < 100 mV	Х	L	?	
\/ 100 m\/	н	Х	L	
V <sub>ID</sub> ≤-100 mV	Х	L	L	
X	L	н	Z	
Open/Short or terminated	н	х	Н	
Open/Short or terminated	Х	L	Н	

- Note: 1 The G input features an internal pull-up network. The  $\overline{G}$  input features an internal pull-down network. If they are floating the circuit is enabled.
  - 2 Vid = VIA-VIB
  - 3 L = low level, H = high Level, X = irrelevant, Z = high impedance (off). ? = intermediate



DocID028542 Rev 2

#### Pin configuration 2




Figure 2. Pin connections (top view)

Table	3.	Pin	description
IUNIC	ν.		accomption

Pin number	Symbol	Name and function
2, 6, 10, 14	1A to 4A	Receiver inputs
1, 7, 9, 15	1B to 4B	Negated receiver inputs
3, 5, 11, 13	1Y to 4Y	Receiver outputs
4	G	Enable
12	G	Ellable
8	GND	Ground
16	V <sub>CC</sub>	Supply voltage



## 3 Maximum ratings and operating conditions

Absolute maximum ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied.

Symbol	Parameter	Value	Unit	
V <sub>CC</sub>	Supply voltage <sup>(1)</sup>	4.8		
Vi	TTL inputs (operating or cold-spare)	-0.3 to 4.8	V	
V <sub>OUT</sub>	TTL outputs (operating or cold-spare)	-0.3 to 4.8	V	
V <sub>CM</sub>	LVDS common mode (operating or cold-spare)	-2 to +5		
T <sub>stg</sub>	Storage temperature range	-65 to +150	°C	
Тj	Maximum junction temperature	+150	C	
R <sub>thjc</sub>	Thermal resistance junction to case <sup>(2)</sup>	22	°C/W	
ESD	HBM: Human body model – All pins excepted LVDS inputs – LVDS inputs vs. GND	2 8	kV	
	CDM: Machine model	500	V	

Table 4.	Absolute	maximum	ratings
----------	----------	---------	---------

1. All voltages, except differential I/O bus voltage, are with respect to the network ground terminal.

2. Short-circuits can cause excessive heating. Destructive dissipation can result from short-circuits on the amplifiers.

Table	5.	Operating	conditions
-------	----	-----------	------------

Symbol	Parameter	Min.	Тур.	Max.	Unit
V <sub>CC</sub>	Supply voltage	3	3.3	3.6	V
V <sub>CM</sub>	Static common mode on the receiver			+ 4	v
T <sub>A</sub>	Ambient temperature range	-55		+125	°C



### 4 Radiation

### Total dose (MIL-STD-883 TM 1019)

The products guaranteed in radiation within the RHA QML-V system fully comply with the MIL-STD-883 TM 1019 specification.

The RHFLVDS325 is RHA QML-V, tested and characterized in full compliance with the MIL-STD-883 specification, between 50 and 300 rad/s only (full CMOS technology).

All parameters provided in *Table 7: Electrical characteristics* apply to both pre- and post-irradiation, as follows:

- All test are performed in accordance with MIL-PRF-38535 and test method 1019 of MIL-STD-883 for total ionizing dose (TID).
- The initial characterization is performed in qualification only on both biased and unbiased parts.
- Each wafer lot is tested at high dose rate only, in the worst bias case condition, based on the results obtained during the initial qualification.

### **Heavy ions**

The behavior of the product when submitted to heavy ions is not tested in production. Heavy-ion trials are performed on qualification lots only.

Туре	Characteristics	Value	Unit
TID	D High-dose rate (50 - 300 rad/sec) up to:		krad
	SEL immune up to: (with a particle angle of 60 ° at 125 °C)	135	
Heavy ions	SEL immune up to: (with a particle angle of 0 ° at 125 °C)	67	MeV.cm²/mg
	SET/SEU immune up to: (at 25 °C)	32	

#### Table 6. Radiations



## 5 Electrical characteristics

In *Table 7* below,  $V_{CC}$  = 3 V to 3.6 V, capa-load (CL) = 10 pF, typical values are at  $T_{amb}$  = +25 °C, min. and max values are at  $T_{amb}$  = - 55 °C and + 125 °C unless otherwise specified

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I <sub>CC</sub>	Total enabled supply current, receivers enabled, not switching	V <sub>ID</sub> = 400 mV		13	15	mA
I <sub>CCZ</sub>	Total disabled supply current, receivers disabled	$V_{ID}$ = 400 mV G = GND and G = V <sub>CC</sub>			4	
	LVDS input power-off leakage current <sup>(1)</sup>	$V_{CC}$ = 0 V, $V_{IN}$ = -1 V to 4 V	-60		60	
I <sub>OFF</sub>	TTL I/O power-off leakage current <sup>(1)</sup>	$V_{CC} = 0 V$ , $V_{IN}$ , G and $\overline{G} = 3.6 V$ , $V_{OUT} = 3.6 V$	-10		10	μA
V <sub>IH</sub>	Enable threshold high level	G and $\overline{G}$ inputs	2		V <sub>CC</sub>	V
V <sub>IL</sub>	Enable threshold low level		GND		0.8	v
I <sub>IH</sub>	High level input current	G and $\overline{G}$ inputs V <sub>CC</sub> = 3.6 V, V <sub>IN</sub> = V <sub>CC</sub>	-10		10	
Ι <sub>ΙL</sub>	Low level input current	G and $\overline{G}$ inputs V <sub>CC</sub> = 3.6 V, V <sub>IN</sub> = 0	-10		10	μA
V <sub>TL</sub>	Differential input low threshold	V <sub>CM</sub> = 1.2 V			-100	mV
V <sub>TH</sub>	Differential input high threshold	V <sub>CM</sub> = 1.2 V	100			
V <sub>CL</sub>	TTL input clamp voltage	I <sub>CL</sub> = 18 mA	-1.5			V
V <sub>CMR</sub>	Common mode voltage range	V <sub>ID</sub> = 200 mVp-p	- 1		4	V
V <sub>CMREJ</sub>	Common mode rejection <sup>(2)</sup>	F = 10 MHz		300		mVp-p
I <sub>ID</sub>	Differential input current	V <sub>ID</sub> = 400 mVp-p	-10		10	
I <sub>ICM</sub>	Common mode input current	$V_{IC}$ = - 1V to + 4V	-70		70	μA
V <sub>OH</sub>	Output voltage high	I <sub>OH</sub> = -0.4 mA, V <sub>CC</sub> = 3 V	2.7			v
V <sub>OL</sub>	Output voltage low	I <sub>OL</sub> = 2 mA, V <sub>CC</sub> = 3 V			0.25	V
I <sub>OS</sub>	Output short-circuit current	V <sub>OUT</sub> = 0 V	-90		-30	mA
I <sub>OZ</sub>	Output tri-state current	Disabled, $V_{OUT}$ = 0 V or $V_{CC}$	-10		10	μA
C <sub>IN</sub>	Input capacitance	On each LVDS input vs. GND		3		pF
R <sub>out</sub>	Output resistance			45		Ω
t <sub>PHLD</sub>	Propagation delay time, high to low output	$V_{ID}$ = 200 mVp-p, input pulse	1		3.5	
t <sub>PLHD</sub>	Propagation delay time, low to high output	from 1.1 V to 1.3 V, V <sub>CM</sub> = 1.2 V Load: refer to <i>Figure 3</i>	1		3.5	- ns

Table 7	Electrical	characteristics
Table 7.	Electrical	characteristics



Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>SK1</sub>	Channel to channel skew <sup>(3)</sup>				0.6	
t <sub>SK2</sub>	Chip to chip skew <sup>(4)(5)</sup>	V <sub>ID</sub> = 200 mVp-p			3	
t <sub>SKD</sub>	Differential skew <sup>(6)</sup> (t <sub>PHLD</sub> -t <sub>PLHD</sub> )	Load: refer to <i>Figure 3</i>			0.6	
t <sub>PLZ</sub>	Propagation delay time, low level to high impedance output				12	ns
t <sub>PHZ</sub>	Propagation delay time, high level to high impedance output	Lood: refer to Figure 4			12	
t <sub>PZH</sub>	Propagation delay time, high impedance to high level output	Load: refer to <i>Figure 4</i>			12	
t <sub>PZL</sub>	Propagation delay time, high impedance to low level output				12	
t <sub>D1</sub>	Fail-safe to active time			1		116
t <sub>D2</sub>	Active to fail-safe time			1		μs

1. All pins except pin under test and  $V_{CC}$  are floating.

2. Guaranteed by characterization on the bench.

3. t<sub>SK1</sub> is the maximum delay time difference between all outputs of the same device (measured with all inputs connected together).

 t<sub>SK2</sub> is the maximum delay time difference between outputs of all devices when they operate with the same supply voltage, at the same temperature.

5. Guaranteed by design. t<sub>SKD</sub> is the maximum delay time difference between t<sub>PHLD</sub>-t<sub>PLHD</sub>

6.  $t_{SKD}$  is the maximum delay time difference between  $t_{PHLD}$  and  $t_{PLHD}$ , see *Figure 3*.

### **Cold sparing**

The RHFLVDS325 features a cold spare input and output buffer. In high reliability applications, cold sparing enables a redundant device to be tied to the data bus with its power supply at 0 V ( $V_{CC}$  = GND) without affecting the bus signals or injecting current from the I/Os to the power supplies. Cold sparing also allows redundant devices to be kept powered off so that they can be switched on only when required. This has no impact on the application. Cold sparing is achieved by implementing a high impedance between the I/Os and V<sub>CC</sub>. The ESD protection is ensured through a non-conventional dedicated structure.

### Fail-safe

In many applications, inputs need a fail-safe function to avoid an uncertain output state when the inputs are not connected properly. In case of an LVDS input short circuit or floating inputs, the TTL outputs remain in stable logic-high state.

## 6 Test circuit




Figure 3. Timing test circuit and waveform

1. All input pulses are supplied by a generator with the following characteristics:  $t_r$  or  $t_f \le 1$  ns, f = 1 MHz,  $Z_O = 50 \Omega$ , and duty cycle = 50%.

2. The product is guaranteed in test with CL = 10 pF






Figure 4. Enable and disable time test circuit and waveform

1. All input pulses (including G and  $\overline{G}$ ) are supplied by a generator with the following characteristics: t<sub>r</sub> or t<sub>f</sub> ≤ 1 ns, f<sub>G</sub> or f<sub>G</sub> = 500 kHz, and pulse width G or G = 500 ns.

2. The product is guaranteed in test with CL = 10 pF




## 7 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK<sup>®</sup> is an ST trademark.



## 7.1 Ceramic Flat-16 package information



### Figure 5. Ceramic Flat-16 package mechanical drawing

1. The upper metallic lid is electrically connected to ground.

	Dimensions							
Ref.		Millimeters			Inches			
	Min.	Тур.	Max.	Min.	Тур.	Max.		
А	2.31		2.72	0.091		0.107		
b	0.38		0.48	0.015		0.019		
С	0.10		0.18	0.004		0.007		
D	9.75		10.13	0.384		0.399		
Е	6.75		7.06	0.266		0.278		
E2		4.32			0.170			
E3	0.76			0.030				
е		1.27			0.050			
L	6.35		7.36	0.250		0.290		
Q	0.66		1.14	0.026		0.045		
S1	0.13			0.005				

### Table 8. Ceramic Flat-16 package mechanical data



Note:

#### **Ordering information** 8

Table 9. Order codes

Order code	Description	Temp. range	Package	Marking <sup>(1)</sup>	Packing
RHFLVDS325K1	Engineering model	-55 °C to 125 °C	Ceramic Flat-16	RHFLVDS325K1	Strip pack
RHFLVDS325K01V	QML-V flight	125 0	1141-10	TBD	

Specific marking only. Complete marking includes the following:

 SMD pin (on QML-V flight only)
 ST logo

- Date code (date the package was sealed) in YYWWA (year, week, and lot index of week)

QML logo (Q or V)
 Country of origin (FR = France).

Contact your ST sales office for information regarding the specific conditions for products in die form and QML-Q versions.

#### **Shipping information** 9

### Date code

The date code is structured as follows:

- Engineering model: EM xyywwz •
- QML flight model: FM yywwz

Where:

x = 3 (EM only), assembly location Rennes (France)

yy = last two digits of the year

ww = week digits

z = lot index of the week



## 10 Revision history

Date	Revision Changes		
21-Oct-2015	1	Initial release	
28-Apr-2017	2	Table 1: Device summary: added mass value	

Table 10. Document revision history



#### IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics – All rights reserved



DocID028542 Rev 2