



## 2 A Rad-hard adjustable positive linear voltage regulator



FLAT-16 P The upper metallic lid is connected to ground

Maturity status link	

RHFL6000L

### Features

- Input voltage range from 2.5 V to 12 V
- Adjustable output voltage from 0.6 V to 9 V
- 2 A guaranteed output current
- Low dropout voltage: 0.3 V typ. @ 0.4 A
- Embedded overtemperature and overcurrent protection
- Adjustable overcurrent limitation
- Output overload monitoring/signalling
- Internal control loop accessible via an external pin, optional, providing flexibility for stability margin tuning
- Inhibit (ON/OFF) TTL compatible control
- Programmable output short-circuit current
- Remote sensing operation
- Rad-hard: guaranteed up to 300 krad MIL-STD-883J method 1019.9 high dose rate and 0.01 rad/s in ELDRS conditions
- Radiation environment: SET/SEL/SEB: - SEL free @ LET=120 MeV/cm<sup>2</sup>/mg - SET: less than 3.3% of V<sub>OUT</sub>@ 120 MeV
- Heavy-ions SET dedicated internal circuitry implemented for absorbing output transient
- Operating junction temperature range: -55 °C to 125 °C

## **Description**

The RHFL6000L high-performance adjustable positive voltage regulator provides exceptional radiation performance. It is tested in accordance with MIL-STD-883J method 1019.9, in ELDRS conditions. The device is available in the Flat-16P, a hermetic ceramic package. A dedicated internal circuitry is implemented to absorb output transients during SET events. The operating input voltage goes from 2.5 V to 12 V.

The RHFL6000L is an upgraded version of the RHFL6000A and is intended to extend the range of the regulated output voltages down to 0.6 V.

# 1 Diagram

57



# 2 Pin configuration



Note:

The upper metallic package lid is connected to ground. The bottom metallization is electrically floating.

#### Table 1. Pin description

Pin name	Flat-16P	Pin description
V <sub>O</sub> <sup>(1)</sup>	1, 2, 6, 7	Output port of the regulator
V <sub>I</sub> <sup>(2)</sup>	3, 4, 5	Input port of the regulator
GND	12, 13	Ground
I <sub>SC</sub>	8	Current limit setting pin. Connect a resistor (Rsc) between this pin and $V_l$ to set the current limit threshold.
OCM	10	Overcurrent monitor flag. Open collector, internally pulled up.
UCIVI	10	The signal on this pin goes to low logic level when the current limit activates.
INHIBIT	14	Device inhibit pin. Internally pulled down.
		The regulator is off when this pin is set at high logic level.
ADJ/SENSE	15	Feedback pin
FILT C	9	Filter capacitor pin. An optional capacitor (Cfilt) can be connected between this pin and GND for SET mitigation and noise purposes.
STAB	11	An optional R-C network can be connected between this pin and GND to tune the internal control loop.
IN+	16	Non-Inverting input of the error amplifier

1. All the output pins must be connected together on the PCB.

2. All input pins must be connected together on the PCB.

#### Table 2. Recommended minimum and maximum operative conditions

Symbol	Parameter	Value	Unit
VI	DC input voltage, VI-VGROUND	2.5 to 12	V
V <sub>O</sub>	DC output voltage range	0.6 to 9	V
Ι <sub>Ο</sub>	Continuous output current	0 to 2	А
T <sub>A</sub>	Ambient operating temperature range	- 55 to +125	°C



# 3 Maximum ratings

Symbol	Parameter	Value	Unit
VI	DC input voltage, VI-VGROUND	- 0.3 to 14	V
V <sub>O</sub> <sup>(1)</sup>	DC output voltage range	- 0.3 to (V <sub>I</sub> + 0.3)	V
V <sub>ADJ</sub> <sup>(2)</sup>	Adjustable pin voltage	- 0.3 to (V <sub>O</sub> + 3.45)	V
Ι <sub>Ο</sub>	Continuous output current	2	Α
V <sub>OCM</sub> <sup>(1)</sup>	Overcurrent monitor pin voltage vs. GND	- 0.3 to (Vi + 0.3)	V
V <sub>ISC</sub> <sup>(1)</sup>	Current limit pin voltage vs. GND	- 0.3 to (Vi + 0.3)	V
INHIBIT <sup>(1)</sup>	Inhibit pin voltage	- 0.3 to (Vi + 0.3)	V
STAB	Stability capacitor pin voltage	- 0.3 to 1.5	V
FILT C	Filter capacitor pin voltage	- 0.3 to 1.3	V
IN+	Not inverting terminal of the error amplifier	- 0.3 to 1.3	V
T <sub>STG</sub>	Storage temperature range	- 65 to +150	°C
T <sub>OP</sub>	Operating junction temperature range	- 55 to +125	°C
	Human body model (HBM)	2	kV
ESD	Machine model (MM)	200	V
	Charged device model (CDM)	500	V

#### Table 3. Absolute maximum ratings

1. Maximum voltage guaranteed to have zero current across the terminal.

2. To avoid risks of performance degradation.

Note:

Absolute maximum ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied.

#### Table 4. Thermal data

Symbol	Parameter	Value	Unit
R <sub>thJC</sub>	Thermal resistance junction-case, Flat-16P	8.3	°C/W
T <sub>SOLD</sub>	Maximum soldering temperature, 10 s	300	°C

# 4 Electrical characteristics

 $T_J$  = 25 °C,  $V_I$  -  $V_O$  = 2.5 V,  $C_I$  =  $C_O$  = 10  $\mu F$  (tantalum), unless otherwise specified.

#### Table 5. Electrical characteristics

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit	
VI	Operating input voltage	I <sub>O</sub> = 1 A, T <sub>J</sub> = -55 to 125 °C	2.5		12		
V <sub>ADJ</sub>	Reference voltage	$I_O$ = 5 mA to 1 A, $V_O$ = $V_{adj},$ $T_J$ = -55 to 125 °C, $V_{OUT}$ ≥ 1.25 V	1.205	1.245	1.285	V	
VENTO	Reference voltage	$I_{O}$ = 5 mA to 1 A, $V_{O}$ = $V_{ADJ}$ ,	1 205	1 245	1 285		
	Toloronoo voltago	$T_{J}$ = -55 to 125 °C, $I_{REF}$ = 10 µA	1.200	1.2.10	1.200		
I <sub>SHORT</sub> <sup>(1)</sup>	Output current limit	Adjustable by external resistor	1	3		А	
	Line regulation	$V_{\rm I}$ = 2.5 V to 12 V, $I_{\rm O}$ = 5 mA,		0.2	0.6		
	Line regulation	T <sub>J</sub> = -55 °C to +125 °C		0.2	0.0		
	Line regulation on Ell T. C	$V_{\rm I}$ = 2.5 V to 12 V, $I_{\rm O}$ = 5 mA,		0.2	0.6		
ΔvFILI_C/ΔvI		$T_J$ = -55 °C to +125 °C, $V_O$ = 0.6 V		0.2	0.0		
		$V_{I}$ = 2.5 V, $I_{O}$ = 5 mA to 400 mA,					
		$T_J$ = -55 °C to +125 °C,		0.01	0.5		
		0.6 V < Vo < 1.25 V					
		$V_{I}$ = 2.5 V, $I_{O}$ = 5mA to 1 A,				%	
		$T_J$ = -55 °C to +125 °C,		0.3	0.6	70	
	Load regulation	0.6 V < Vo < 1.25 V					
Δ <b>v</b> 07Δl0	Load regulation	$V_{I}$ = 2.5 V, $I_{O}$ = 5 mA to 2 A,					
		$T_{\rm J}$ = -40 to 125 °C,					
		0.6 V < Vo < 1.25 V		0.6			
		$V_{I}$ = 3.0 V, $I_{O}$ = 5 mA to 2 A,					
		$T_{\rm J}$ = -55 to -40 °C,					
		0.6 V < Vo < 1.25 V					
Z <sub>OUT</sub> <sup>(1)</sup>	Output impedance	$I_{\rm O}$ = 100 mA DC and 20 mA rms		100		mΩ	
		V <sub>I</sub> = 2.5 V to 12 V, I <sub>O</sub> = 5 mA, T <sub>J</sub> = +25 °C			15		
		V <sub>I</sub> = 2.5 V to 12 V, I <sub>O</sub> = 30 mA, T <sub>J</sub> = +25 °C			15		
		V <sub>I</sub> = 2.5 V to 12 V, I <sub>O</sub> = 300 mA, T <sub>J</sub> = +25 °C			30		
		$V_{I}$ = 2.5 V to 12 V, $I_{O}$ = 1 A, $T_{J}$ = +25 °C			60		
	Quiescent current	V <sub>I</sub> = 2.5 V to 12 V, I <sub>O</sub> = 30 mA, T <sub>J</sub> = -55 °C			15		
lq	ON mode	V <sub>I</sub> = 2.5 V to 12 V, I <sub>O</sub> = 300 mA, T <sub>J</sub> = -55 °C			35	mA	
		$V_{\rm I}$ = 2.5 V to 12 V, $I_{\rm O}$ = 1 A, $T_{\rm J}$ = -55 °C			80		
		V <sub>I</sub> = 2.5 V to 12 V, I <sub>O</sub> = 30 mA, T <sub>J</sub> = +125 °C			15		
		$V_{I}$ = 2.5 V to 12 V, I <sub>O</sub> = 300 mA, T <sub>J</sub> = +125 °C			30		
		$V_{I}$ = 2.5 V to 12 V, $I_{O}$ = 1 A, $T_{J}$ = +125 °C			50	-	
	Quiescent current	V <sub>I</sub> = 2.5 V, V <sub>INH</sub> = 2.4 V, OFF mode,					
I <sub>qOFF</sub>	OFF mode	T <sub>J</sub> = -55 to +125 °C		0.2	1	mA	



Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
		$I_{\rm O}$ = 400 mA, V_{\rm O} = 2.5 to 9 V, (+25 °C)		300	450	
		$I_{\rm O}$ = 400 mA, V_{\rm O} = 2.5 to 9 V, (-55 °C)		250	400	
		$I_{O}$ = 400 mA, $V_{O}$ = 2.5 to 9 V, (+125 °C)		350	550	
		$I_{\rm O}$ = 1 A, $V_{\rm O}$ = 2.5 to 9 V, (+25 °C)		570	800	
V <sub>d</sub>	Dropout voltage	I <sub>O</sub> = 1 A, V <sub>O</sub> = 2.5 to 9 V, (-55 °C)		470	700	mV
		I <sub>O</sub> = 1 A, V <sub>O</sub> = 2.5 to 9 V, (+125 °C)		700	900	
		$I_{\rm O}$ = 2 A, $V_{\rm O}$ = 2.5 to 9 V, (+25 °C)		550		
		I <sub>O</sub> = 2 A, V <sub>O</sub> = 2.5 to 9 V, (-55 °C)		500		
		I <sub>O</sub> = 2 A, V <sub>O</sub> = 2.5 to 9 V, (125 °C)		700		
V <sub>INH(ON)</sub>	Inhibit voltage	I <sub>O</sub> = 5 mA, T <sub>J</sub> = -55 to +125 °C			0.8	
V <sub>INH(OFF)</sub>	Inhibit voltage	I <sub>O</sub> = 5 mA, T <sub>J</sub> = -55 to +125 °C	2.4			V
		$V_{I} = V_{O} + 2.5 V \pm 0.5 V,$				
	Supply voltage rejection	V <sub>O</sub> = 3 V I <sub>O</sub> = 5 mA, f = 120 Hz	60	70		dB
		TA = 25 °C				
SVR		$V_{I} = V_{O} + 2.5 V \pm 0.5 V,$				
		V <sub>O</sub> = 3 V I <sub>O</sub> = 5 mA, f = 33 kHz	30	40		
		TA = 25 °C				
I <sub>SH</sub>	Shutdown input current	V <sub>INH</sub> = 5 V		220		μΑ
V <sub>OCM</sub>	OCM pin voltage	Sinked I <sub>OCM</sub> = 24 mA active low		0.4		V
		$V_{I} = V_{O} + 2.5 V,$				
+ (1)	Inhibit propagation dolay, turn off	V <sub>INH</sub> = from 0 V to 2.4 V,			20	
PLH (	innibit propagation delay, turn-on	I <sub>O</sub> = 400 mA,			30	μs
		V <sub>O</sub> = 3 V				
		$V_{I} = V_{O} + 2.5 V,$				
t <sub>PHL</sub> <sup>(1)</sup>	Inhibit propagation delay, turn-on	$V_{INH}$ = from 2.4 V to 0 V,			100	μs
		I <sub>O</sub> = 400 mA, V <sub>O</sub> = 3 V				
		B = 10 Hz to 100 kHz, V <sub>out</sub> = 5 V		40		
		$I_O$ = 5 mA to 2 A, Cfilt = 22 $\mu$ F		40		μVrms
eN <sup>(1)</sup>	Output noise voltage	B = 10 Hz to 100 kHz;				
		$1.0 \le V_0 \le 1.25$ V, Cfilt = 22 $\mu$ F		10		
		$I_O$ = 5 mA to 2 A Iref = 10 $\mu$ A				

1. These values are guaranteed by design.

## 5 Typical application diagram

47/





For  $V_O > 1.25$  V, the divider resistor pair  $R_2$  and  $R_1$  are tied between  $V_O$ , ADJ/SENSE (middle point), and GND pins respectively; FILT\_C and IN+ pins are externally shorted (see Figure 3. Typical application diagram for  $V_{out} > 1.25$  V). In this case, the arrangement of the feedback control loop is identical to the one used for generating  $V_O > 1.25$  V in the RHFL6000A device.





For V<sub>O</sub> = 1.25 V, FILT\_C must be shorted to IN+ and V<sub>O</sub> to ADJ/SENSE terminals (see Figure 4. Typical application diagram for V<sub>out</sub> = 1.25 V). Also in this case, the arrangement of the feedback control loop is identical to the one used for generating V<sub>O</sub> = 1.25 V in the RHFL6000A device.



#### Figure 5. Typical application diagram for Vout < 1.25 V



When  $V_O < 1.25$  V is required in the application, the divider resistor pair R2 and R1 are connected between FILT\_C, IN+ (middle point), and GND pins respectively, as shown in Figure 5. Typical application diagram for  $V_{out} < 1.25$  V and Figure 6. Detailed regulation loop diagram.  $V_O$  is externally shorted to the ADJ/SENSE pin (as in the typical control loop arranged in unity-gain feedback). Therefore, in this case, the output value ( $V_O < 1.25$  V) is generated upstream to the error amplifier by fractioning the  $V_{BG}$  value (available on FILT\_C pin) according to the ratio of the resistor divider composed by R1 and R2.





With reference to Figure 6. Detailed regulation loop diagram, the ideal scenario for the voltage at IN+, let us call it  $V_{REF}$ , is to get as close as possible to:

$$V_{REF} \cong \frac{R1_{ext}}{R_{FILT \ C} + R2_{ext} + R1_{ext}} \times VBG$$

over the whole operating temperature range.

In this respect, it is necessary that  $I_{IN}$ + <<  $I_{R2ext}$ , where  $I_{IN+}$  is the current flowing through IN+ terminal and  $I_{R2ext}$  is the current across R2.

A too low  $I_{R2ext}$  value makes  $V_{REF}$  (and the output voltage  $V_{OUT}$ ) sensitive to the  $\beta$  degradation of the bipolars at the input stage. This could lead to noticeable drifts under process and TID.

Conversely, a too high IR2ext value increases the minimum  $V_{IN}$  threshold needed for the regulation (since this current is provided by the bandgap buffer) and the  $V_{OUT}$  temperature drift.

Having an R1 high value ( > 10 k $\Omega$  ) is beneficial for the SEE immunity of the device as it enhances, in combination with CFILT\_C, the mitigating effect of the low-pass filter versus the SEE arising on VBG and joining the node IN+.

Regarding IR2ext, the suggested value of this current in application ranges in the interval [10 µA ÷ 20 µA].

## 6 Radiations

## 6.1 Total ionizing dose (MIL-STD-883 test method 1019)

The products that are guaranteed in radiation within RHA QML-V system, fully comply with the MIL- STD-883test method 1019 specification. The RHFL6000L is being RHA QML-V qualified. It is covered by similarity with RHFL6000A tested and characterized in full compliance with the MIL-STD-883 specification, both below 10 mrad/s (low dose rate) and between 50 and 300 rad/s (high dose rate).

- Testing is performed in accordance with MIL-prf-38535 and the test method 1019 of the MIL- STD-883 for total ionizing dose (TID).
- ELDRS characterization is performed on RHFL6000A in qualification only on both biased and unbiased parts, on a sample of ten units from two different wafer lots. The RHFL6000L is covered by similarity.
- Each wafer lot is tested at high dose rate only, in the worst bias case condition, based on the results obtained during the initial qualification.

Туре	Type Conditions		Unit
	50 rad(Si)/s high dose rate up to	300	
TID	10 mrad(Si)/s low dose rate up to	300	krad
	ELDRS free up to	300	
Output voltage radiation drift	From 0 krad to 300 krad at 50 rad/s, MIL- STD-883J method 1019.9	< 1.1	ppm/krad
	From 0 krad to 300 krad at 50 rad/s, MIL- STD-883J method 1019.9	<i>4</i> 20	
Quiescent current (ON-state)	$V_{\rm I}$ = 2.5 V to 12 V, $I_{\rm O}$ = 5 to 30 mA, $T_{\rm J}$ = - 55 to +125 °C	< 30	mA

#### Table 6. TID tests results

### 6.2 Heavy-ions

The heavy-ion trials are performed on qualification lots only. No additional test is performed.

Focus was on the configuration for  $V_0 = 0.6$  V but the results can be extrapolated to any  $V_0 < 1.25$  V for the expected accuracy, provided that the scheme shown in Figure 7. Heavy-ion test configuration for  $V_{OUT} < 1.25$  V and the BOM list in Table 9 be adopted.

For  $V_O \ge 1.25$  V, the conclusions obtained on the former RHFL6000A device apply if compliant with the guidelines indicated in the AN5175 document.

Table 7. Heavy-ion results summarizes the results of heavy-ion tests.

#### Table 7. Heavy-ion results

Feature	Conditions	Value	Unit
SEL/B performance	LET = 120 MeV*cm2/mg V <sub>I</sub> = 12 V	No latch-up/burn-out	-
SET performance during events	LET = 120 MeV*cm2/mg; V <sub>I</sub> – V <sub>O</sub> = 2.5 V <sup>(1)</sup> ; $I_{OUT} \le 1$ A:	No SET above ± 3.3 %	% of $V_{O}$

1. For  $V_O < 1.25$  V, the SET accuracy within X % is guaranteed only for  $V_I - V_O \le 2.5$  V. For this,  $V_I = 1.25 + 2.5$  V = 3.75 V is expected to be the max. limit of interest in the  $V_O$  output range of concern.

SEL and SET performances described here below are related to the circuit configuration and bias conditions shown in Figure 7. Heavy-ion test configuration for  $V_{OUT} < 1.25$  V and Table 8. Bias configurations and Table 9. Test configurations.





#### Table 8. Bias configurations

Test mode	Bias conditions
SEL	V <sub>IN</sub> = 12 V, V <sub>OUT</sub> = 0.6 V, V <sub>INHIBIT</sub> = 0 V, I <sub>OUT</sub> = 5 mA
	V <sub>IN</sub> = 3.1 V, V <sub>OUT</sub> = 0.6 V, V <sub>INHIBIT</sub> = 0 V, I <sub>OUT</sub> = 100 mA
SET	V <sub>IN</sub> = 3.1 V, V <sub>OUT</sub> = 0.6 V, V <sub>INHIBIT</sub> = 0 V, I <sub>OUT</sub> = 1 A
	V <sub>IN</sub> = 3.75 V, V <sub>OUT</sub> = 0 V, VI <sub>NHIBIT</sub> = 3.75 V

#### Table 9. Test configurations

Test mode		Test configurations
		C <sub>IN1</sub> = 150 μF
		C <sub>OUT4</sub> = C <sub>OUT5</sub> = 150 μF
		$C_{IN2} = C_{OUT1} = C_{OUT2} = 100 \ \mu\text{F}$
051	Col configuration	R <sub>1</sub> = 62 KΩ
SEL	Ser configuration	R <sub>2</sub> = 68 KΩ
		C <sub>filt</sub> = 22 µF
		$R_{ISC} = 8.2 \text{ k}\Omega$
		R <sub>load</sub> = 1.8 kΩ
		C <sub>IN1</sub> = 150 μF
		C <sub>OUT4</sub> = C <sub>OUT5</sub> = 150 μF
		$C_{IN2} = C_{OUT1} = C_{OUT2} = 100 \ \mu\text{F}$
SET	SET configuration	C <sub>filt</sub> = 22 µF
		$R_{ISC} = 8.2 \text{ k}\Omega$
		R <sub>load</sub> = depending on bias conditions
		R <sub>1</sub> = 62 KΩ

Test mode		Test configurations
SET	SET configuration	R <sub>2</sub> = 68 KΩ

#### Table 10. BOM LIST

Component	Part number	Manufacturer
C <sub>IN1</sub> , C <sub>OUT4,5</sub>	T530D157M010ATE006	KEMET
C <sub>IN2</sub> , C <sub>OUT1,2</sub>	CDR04BX104AKWS	AVX



## 7 Additional guidelines for SET mitigation

This section provides detailed design guidelines necessary to obtain the required performance against SET. In this respect, we can identify two main areas for intervention: ground connection and external components selection.

### 7.1 Ground connections

To achieve the best performance in terms of output voltage accuracy, noise immunity and robustness against single event effects, it is recommended to implement a proper PCB layout by following the suggestions described below.

According to qualitative simulations of single events, some very short SET (that is, a duration in the 100 ns range) are strongly dependent on the stray inductances versus GND. The best solution to reduce the parasitic inductance is the adoption of a GND plane (with separate power and sense paths where possible). By minimizing the stray GND impedance, this approach is of great assistance in controlling the amplitude of the SET events near the load.

If this solution is not applicable, we suggest using a star-bus topology, where the PCB reference GND connection is close to the GND pin of the regulator.

To achieve a good GND sense, it is necessary to comply with the following rules:

- connect the chip GND and the load one to a common point (used as star GND);
- connect the power GND on the PCB to the star GND through an array of multiple vias;
- for GND connectors/plugs: use separate plugs for power supply and testing probes;
- connect I/O capacitors GND to the GND star by dedicated trace.

### 7.2 Capacitor selection

With reference to Figure 7. Heavy-ion test configuration for  $V_{OUT} < 1.25$  V, a combination of capacitors must be present close to the I/O ports.

For the INPUT terminals, this may consist of a 150  $\mu$ F bulk capacitor (C<sub>IN1</sub>), esr ~ 6 m $\Omega$  in parallel with a 100 nF polyester one (C<sub>IN2</sub>). The latter is used for decoupling purposes.

For each of the two OUTPUT connections (pins 1, 2 and 6, 7) we suggest using a combination of a 150  $\mu$ F bulk capacitor with esr ~ 6 m $\Omega$  (C<sub>OUT4</sub>, C<sub>OUT5</sub>) in parallel with a polyester 100 nF one (C<sub>OUT1</sub>, C<sub>OUT2</sub>); the latter for decoupling purposes.

These capacitors must be placed as close to the I/O terminals as possible with the bypass ones ( $C_{In1}$ ,  $C_{OUT1,2}$ ) closer to the device to tackle stray PCB inductances related to the VIN/GND busses near to the device.

Regarding parts selection, we suggest the adoption of low-ESL, low ESR capacitors having characteristics similar to those listed in Table 9. Still, for the bulk capacitors, using an array of paralleled capacitors works better than a single component in limiting the intrinsic ESL (and thus against the short SETs).

## 8 Device description

The RHFL6000L adjustable voltage regulator contains a PNP type power element controlled by a signal resulting from an amplified comparison between the temperature-compensated internal bandgap and the fraction of the desired output voltage value obtained from an external resistor divider bridge, for  $V_0 \ge 1.25$  V.

For  $V_O < 1.25$  V, the external resistor divider is moved upstream to the error amplifier and therefore the comparison occurs between a fraction of the temperature-compensated internal bandgap (according to the desired output voltage value) and the output voltage itself. The device is protected by several functional blocks.

#### 8.1 ADJ pin

The feedback voltage necessary for the loop regulation comes from the load through an external resistor divider (R1, R2 as in Figure 5. Typical application diagram for  $V_{out} < 1.25$  V) whose midpoint is connected to the ADJ/ SENSE pin, allowing all possible output voltage settings for  $V_{OUT} > 1.25$  V as per user requirements.

#### 8.2 Inhibit ON-OFF control

By setting the INHIBIT pin to TTL high level, the device switches off. The device is in ON-state when the INHIBIT pin is set low. Since the INHIBIT pin is pulled down internally, it can be left floating whenever the inhibit function is not used. Alternatively, it can also be shorted to the GND.

#### 8.3 Overtemperature protection

A temperature detector internally monitors the power element junction temperature. The device turns off when a temperature of approximately 175 °C is reached, returning to ON mode when the temperature decreases down to approximately 135 °C.

It should be noted that when the internal temperature detector reaches 175 °C, the active power element can be as high as 225 °C. Prolonged operation under these conditions may exceed the maximum operating ratings and device reliability cannot be guaranteed.

### 8.4 Overcurrent protection

A default internal constant current limit is set at  $I_{SHORT}$  = 3 A (when  $V_O$  is at 0 V).

This value can be decreased via an external resistor ( $R_{SHORT}$ ) connected between the  $I_{SC}$  and  $V_I$  pins, with a typical value range of 10 k $\Omega$  to 200 k $\Omega$ .

To maintain optimal regulation, it is necessary to set  $I_{SHORT}$  1.6 times greater than the desired maximum operating current ( $I_O$ ). When  $I_O$  reaches  $I_{SHORT}$ –300 mA, the current limiter intervenes,  $V_O$  starts to drop and the OCM flag is raised. When no current limitation adjustment is required, the  $I_{SC}$  pin must be left unbiased.

The combination of overcurrent and overtemperature circuits provides the RHFL6000L with a high level of protection against destructive junction temperature excursions in all load conditions.

### 8.5 OCM pin

The OCM pin is an open collector flag normally pulled up at V<sub>I</sub> by a 5 k $\Omega$  resistor.

It goes to low state when the current limit becomes active. It is buffered and can sink 10 mA.

### 8.6 STAB pin

The STAB pin gives the user direct access to regulator internal control loop stability adjustment. Its usage is optional and it should be left unconnected when not used.

## 8.7 FILT C pin

The FILT\_C pin helps limiting SET amplitudes and output noise when bypassed vs. GND through a 22  $\mu$ F polyester capacitor, Cfilt. Its usage is therefore mandatory in both SET and low-noise applications. Out of the mentioned cases, Cfilt is not needed.

#### 8.8 IN+

By shorting this pin to the FILT\_C pin, it is possible to set the values of output voltage  $V_{OUT} \ge 1.25$  V (see Figure 3. Typical application diagram for  $V_{out} > 1.25$  V and Figure 4. Typical application diagram for  $V_{out} = 1.25$  V). For  $V_{OUT} < 1.25$  V output voltage settings, the external resistor divider is moved upstream to the error amplifier and is connected between FILT\_C, IN+ (as middle point), and GND pins, as shown in Figure 5. Typical application diagram for  $V_{out} < 1.25$  V. Regarding the selection of the current value flowing across the mentioned resistor divider, I<sub>REF</sub> = 10 µA is the value suggested as a good tradeoff between temperature  $V_{OUT}$  drift and absolute  $V_{OUT} = (1 + R_2 / R_1) * V_{REF}$  limit.

Higher I<sub>REF</sub> increases V<sub>OUT</sub> temperature drift; conversely, the same V<sub>O</sub> becomes immune to the current into the IN+ terminal. Lower I<sub>REF</sub> gets V<sub>OUT</sub> close to V<sub>REF</sub> and limits the temperature drift but makes this parameter sensitive to the current into the IN+ terminals and could lead to an excessive TID drift of V<sub>OUT</sub>.

## 9 Application information

57/

With reference to Figure 3a, to adjust the output voltage values  $V_0 > 1.25$  V, the R2 resistor must be connected between the  $V_0$  and ADJ/SENSE pins. The R1 resistor must be connected between ADJ/SENSE and ground. FILT\_C and IN+ pins must be externally shorted together.

## 9.1 Reliability considerations

A reverse operation (supply voltage applied on V<sub>o</sub> instead of V<sub>i</sub>) could expose the device to degradation in its regulation performances (line, load) when V<sub>O</sub> - V<sub>I</sub>  $\ge$  2 V.

The STAB pin is for tuning the control loop stability by a proper RC impedance put between this node and GND. Powering this node with a low impedance source, for  $V_1 > 3.75$  V the device could undergo regulation performance degradation.

### 9.2 Notes on the 16-pin hermetic flat package

The RHFL6000L adjustable voltage regulator is available in a high thermal dissipation 16-pin hermetic FLAT package, whose bottom flange is metallized to allow direct soldering or gluing to a heatsink (efficient thermal conductivity). The upper metallic package lid is connected to ground. The bottom metallization is electrically floating.

## 9.3 FPGA supply

FPGA devices are very sensitive to VDD transients beyond a few % of their nominal supply voltage (usually 1.5 V).

The RHFL6000L includes specific integrated circuitry designed to absorb the output transients under heavy-ion beams, rendering it suitable for safe FPGA supply operation.



## **10** Typical performance characteristics







Figure 11. Output voltage vs. temperature ( $V_{IN}$  = 2.5 V I<sub>OUT</sub> = 2 A)





( $C_{IN}$  =  $C_{OUT}$  = 10 µF tantalum, unless otherwise specified)

#### RHFL6000L Typical performance characteristics





Figure 17. Dropout voltage vs. temperature (I<sub>OUT</sub> = 2 A)





Figure 16. Dropout voltage vs. temperature (I<sub>OUT</sub> = 1 A)













$$\label{eq:VIN} \begin{split} V_{IN} = 5.5 \ V, \ V_{OUT} = 2.5 \ V, \ I_{OUT} = 0.8 \ A, \ V_{INH} = from \ 2 \ to \ 0 \ V, \\ C_{IN} = 100 \ \mu F \ ceramic, \ C_{OUT} = 100 \ \mu F \ ceramic+47 \ n F \ poly \ tantalum, \ T_{FALL} = 5 \ ns \end{split}$$









51







 $V_{\rm INH}$  to Gnd,  $V_{\rm IN}\text{=}$  from 5 V to 2 V and vice versa  $I_{\rm OUT}$  = 2 A, No  $C_{\rm IN,}C_{\rm OUT}$  = 10  $\mu\text{F}$  tantalum  $V_{\rm OUT}\text{=}$  2.5 V



Figure 30. Stability area for ceramic capacitor  $C_{IN} = 22 \ \mu F, V_{IN} = from 2.5 \ V to 12 \ V, I_{OUT} = from 10 \ mA to 2 \ A, V_{OUT} = 1.24 \ V, no \ C_{byp}, no \ C_{filter}$  $G_{0.25}^{0.2}^{0.2}^{0.2}_{0.15}^{0.2}_{0.15}^{0.2}_{0.15}^{0.2}_{0.15}^{0.2}_{0.15}_{0.05}^{0.2}_{0.$ 



#### Figure 29. Load transient

 $_{V_{\rm IN}}$ = 5 V,  $_{\rm OUT}$ = from 5 mA to 2 A and vice versa,  $C_{\rm IN}$  =  $C_{\rm OUT}$  = 10  $\mu F$  tantalum V\_OUT= 1.24 V



Figure 31. Stability area for tantalum capacitor CIN = 1 µF, VIN = from 2.5 V to 12 V, IOUT = from 10 mA to 2 A, VOUT = 1.24 V, no Cbyp, no Cfilter 0.1 0.09 0.08 G 0.07 ESR [ 0.06 0.05 0.04 0.03 STABLE ZONE 0.02 0.01 0 **30** 60 90 120 150 180 210 240 270 300 330 360 390 420 450 480 C<sub>OUT</sub> [µF] GIPD220620151334MT

57

# 11 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

## **11.1 FLAT-16P** package information



#### Figure 32. FLAT-16P package outline

8241681\_4

Dim		mm			Inch	
Dim.	Min.	Тур.	Max.	Min.	Тур.	Max.
А	2.42		2.88	0.095		0.113
b	0.38		0.48	0.015		0.019
С	0.10		0.18	0.004		0.007
D	9.71		10.11	0.382		0.398
E	6.71		7.11	0.264		0.280
E2	3.30	3.45	3.60	0.130	0.136	0.142
E3	0.76			0.030		
е		1.27			0.050	
L	6.35		7.36	0.250		0.290
Q	0.66		1.14	0.026		0.045
S1	0.13			0.005		

#### Table 11. FLAT-16P package mechanical data

## **12** Ordering information

#### Table 12. Order codes

Part number	SMD pin	Quality level	Package	Lead finish	Marking <sup>(1)</sup>	Packing
RHFL6000LAKP1	-	Engineering model	Flat-16P	Gold	RHFL6000LKPA1	Strip pack
RHFL6000LAKP01V		QML-V flight	Flat-16P	Gold		Strip pack
RHFL6000LAKP02V		QML-V flight	Flat-16P	Tin		Strip pack

1. Specific marking only. The full marking includes in addition: - for the engineering models: ST logo, date code, country of origin (FR) - for QML flight parts: ST logo, date code, country of origin (FR), manufacturer code (CSTM), serial number of the part within the assembly lot.

Contact ST sales office for information about the specific conditions for:

- 1) Products in die form
- 2) Other quality levels
- 3) Tape and reel packing

### 12.1 Traceability information

Date code in formation is structured as described below:

#### Table 13. Date code

Model	Date code
EM	ЗууwwN
QML flight	yywwN

#### where:

- yy = year
- ww = week number
- N = lot index in the week

### 12.2 Documentation

The table below gives a summary of the documentation provided with each type of product:

#### Table 14. Table of documentation by product

Quality level	Documentation		
Engineering model	Certificate of conformance		
	Certificate of conformance (including group C and D reference)		
	Precap report (100% high and low magnification)		
	SEM report		
QML-V flight	Screening summary		
	Group A summary (quality conformance inspection of electrical tests)		
	Group B summary (quality conformance inspection of mechanical tests)		
	Group E (quality conformance inspection of wafer lot radiation verification test)		

## **Revision history**

#### Table 15. Document revision history

Date	Revision	Changes
04-Nov-2022	1	First release.

## Contents

1	Diag	ram	2
2	Pin c	onfiguration	3
3	Maxi	mum ratings	4
4	Elect	rical characteristics	5
5	Туріс	al application diagram	7
6	Radia	ations	10
	6.1	Total ionizing dose (MIL-STD-883 test method 1019)	10
	6.2	Heavy-ions	10
7	Addi	tional guidelines for SET mitigation	13
	7.1	Ground connections	13
	7.2	Capacitor selection	13
8	Devi	ce description	14
	8.1	ADJ pin	14
	8.2	Inhibit ON-OFF control	14
	8.3	Overtemperature protection	14
	8.4	Overcurrent protection	14
	8.5	OCM pin	14
	8.6	STAB pin	14
	8.7	FILT C pin	14
	8.8	IN+	15
9	Appl	ication information	16
	9.1	Reliability considerations	16
	9.2	Notes on the 16-pin hermetic flat package	16
	9.3	FPGA supply	16
10	Туріс	al performance characteristics	17
11	Pack	age information	21
	11.1	FLAT-16P package information	21
12	Orde	ring information	23
	12.1	Traceability information.	23
	12.2	Documentation	23
Revi	sion I	nistory	24



## List of tables

Table 1.	Pin description.	. 3
Table 2.	Recommended minimum and maximum operative conditions	. 3
Table 3.	Absolute maximum ratings	. 4
Table 4.	Thermal data	. 4
Table 5.	Electrical characteristics	. 5
Table 6.	TID tests results.	10
Table 7.	Heavy-ion results	10
Table 8.	Bias configurations.	11
Table 9.	Test configurations	11
Table 10.	BOM LIST.	12
Table 11.	FLAT-16P package mechanical data.	22
Table 12.	Order codes	23
Table 13.	Date code	23
Table 14.	Table of documentation by product	23
Table 15.	Document revision history.	24

# List of figures

Figure 1.	Block diagram	2
Figure 2.	Pin configuration (top view)	3
Figure 3.	Typical application diagram for V <sub>out</sub> > 1.25 V	7
Figure 4.	Typical application diagram for V <sub>out</sub> = 1.25 V	7
Figure 5.	Typical application diagram for V <sub>out</sub> < 1.25 V	8
Figure 6.	Detailed regulation loop diagram.	8
Figure 7.	Heavy-ion test configuration for V <sub>OUT</sub> < 1.25 V	1
Figure 8.	Output voltage vs. temperature (V <sub>IN</sub> = 2.5 V, I <sub>OUT</sub> = 5 mA)	7
Figure 9.	Output voltage vs. temperature (V <sub>IN</sub> = 2.5 V, I <sub>OUT</sub> = 400 mA)	7
Figure 10.	Output voltage vs. temperature (V <sub>IN</sub> = 2.5 V I <sub>OUT</sub> = 1 A)	7
Figure 11.	Output voltage vs. temperature (V <sub>IN</sub> = 2.5 V I <sub>OUT</sub> = 2 A)	7
Figure 12.	Line regulation vs. temperature	7
Figure 13.	Load regulation vs. temperature (I <sub>OUT</sub> = 5 mA to 400 mA)	7
Figure 14.	Load regulation vs. temperature (I <sub>OUT</sub> = 5 mA to 1 A, V <sub>IN</sub> = 2.5 V)	8
Figure 15.	Dropout voltage vs. temperature (I <sub>OUT</sub> = 0.4 A)	8
Figure 16.	Dropout voltage vs. temperature (I <sub>OUT</sub> = 1 A)	8
Figure 17.	Dropout voltage vs. temperature (I <sub>OUT</sub> = 2 A)	8
Figure 18.	Quiescent current (OFF mode)	8
Figure 19.	Quiescent current (ON mode, I <sub>OUT</sub> = 5 mA)	8
Figure 20.	Quiescent current (ON mode, I <sub>OUT</sub> = 1 A) 1	9
Figure 21.	Quiescent current (ON mode, I <sub>OUT</sub> = 2 A) 1	9
Figure 22.	Short-circuit current vs. R <sub>SHORT</sub>	9
Figure 23.	SVR vs. frequency	9
Figure 24.	SVR vs. frequency (T = 90 °C)	9
Figure 25.	Turn-on transient	9
Figure 26.	Turn-off transient	0
Figure 27.	Line transient ( $I_{OUT} = 0.8 \text{ A}, V_{OUT} = 3 \text{ V}$ )	0
Figure 28.	Line transient (I <sub>OUT</sub> = 2 A, V <sub>OUT</sub> = 2.5 V)	0
Figure 29.	Load transient	0
Figure 30.	Stability area for ceramic capacitor	0
Figure 31.	Stability area for tantalum capacitor	0
Figure 32.	FLAT-16P package outline	1

#### IMPORTANT NOTICE - READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2022 STMicroelectronics – All rights reserved