


CDMA/FM LOW NOISE AMPLIFIER/MIXER

Typical Applications

- CDMA/FM Cellular Systems
- Supports Dual-Mode AMPS/CDMA
- Supports Dual-Mode TACS/CDMA
- General Purpose Downconverter
- Commercial and Consumer Systems
- Portable Battery Powered Equipment


Product Description

The RF9906 is a receiver front-end designed for the receive section of dual-mode CDMA/FM cellular applications. It is designed to amplify and down-convert RF signals while providing 9dB of gain control range. Noise Figure, IP3, and other specs are designed to be compatible with the IS-95 Interim Standard for CDMA cellular communications. This circuit is designed as part of the RFMD CDMA Chip Set, consisting of this Receive LNA/Mixer, a Receive IF AGC Amp, a Transmit IF AGC Amp, and a Transmit Upconverter. The IC is manufactured on an advanced Gallium Arsenide Heterojunction Bipolar Transistor (HBT) process, and is packaged in a standard miniature 24-lead plastic SSOP package.



Optimum Technology Matching® Applied

☐ Si BJT ☐ GaAs HBT ☐ GaAs MESFET☐ Si Bi-CMOS ☐ SiGe HBT ☐ Si CMOS



Functional Block Diagram

Features

- Complete Receiver Front-End
- Analog Gain Control
- Single 3.6V Power Supply
- Buffered LO Output
- Digitally Selectable IF Outputs
- 500MHz to 1500MHz Operation

Ordering Information

RF9906 CDMA/FM Low Noise Amplifier/Mixer RF9906 PCBA Fully Assembled Evaluation Board

RF Micro Devices, Inc. 7625 Thorndike Road Greensboro, NC 27409, USA Tel (336) 664 1233 Fax (336) 664 0454 http://www.rfmd.com


www.DataSheet4U.com

Rev C5 000822 8-113

DataSheet4U.com

Absolute Maximum Ratings

	.9-	
Parameter	Rating	Unit
Supply Voltage	-0.5 to +5.0	V _{DC}
Input LO and RF Levels	+3	dBm
Operating Ambient Temperature	-40 to +85	°C
Storage Temperature	-40 to +150	°C



RF Micro Devices believes the furnished information is correct and accurate at the time of this printing. However, RF Micro Devices reserves the right to make changes to its products without notice. RF Micro Devices does not assume responsibility for the use of the described product(s).

Parameter	,	Specification	1	Unit	Condition
Farameter	Min.	Тур.	Max.	Offic	Condition
Overall					T=25°C, V _{CC} =3.6V, RF=881MHz,
					LO=966MHz @ -5dBm
RF Frequency Range		500 to 1500		MHz	
LO Frequency Range		500 to 1500		MHz	
IF Frequency Range		0.1 to 250		MHz	0544 14 1 15 051 (007 41 0 1 1
					CDMA Mode, IF SEL.=2.9V, 1kΩ balanced load, 2.5dB Image Filter Loss.
Cascaded Performance to				· ·	load, 2.500 illiage i liter 2033.
IF1					By varying the gain of the second stage, a
					trade-off of gain and noise figure against IP3
				/ , -	can be made.
Cascade Conversion Gain, Maxi-	27.5	30	33	dB	V _G ≤0.2V
mum		0.4		15	N 1051
Cascade Conversion Gain, Mini- mum		21		dB	V _G ≥2.5V
Cascade IP3	-15	13	A	dBm	Referenced to input at Maximum Gain
Cascade Noise Figure	$\Lambda / \Lambda \Lambda / \Lambda \Lambda$	2.6	3.4	dB	Single sideband, at Maximum Gain Setting
			100	2.1	FM Mode, IF SEL.=0V, 850Ω load, 2.5dB
Casas dad Banfannas as ta			7		Image Filter Loss.
Cascaded Performance to			X		Decrease in a the sain of the second store a
IF2			.6		By varying the gain of the second stage, a trade-off of gain and noise figure against IP3
			_X		can be made.
Cascade Conversion Gain, Maxi-	18.5	21	\bigcirc_{24}	dB	V _G ≤0.2V
mum		1	-		
Cascade Conversion Gain, Mini-	< _	12		dB	V _G ≥2.5V
mum		· O			
Cascade IP3	-15	-12.5		dBm	Referenced to input at Maximum Gain
Cascade Noise Figure		3.0	4.0	dB	Single sideband, at Maximum Gain Setting
					The LNA section may be left unused. Power
First Section (LNA)	(0)				is not connected to pin 1. The performance is then as specified for the Second Section
	70				(Mixer).
Noise Figure		1.5		dB	(111101).
Input VSWR		<1.5:1			
Input IP3		-8		dBm	
Gain		16		dB	
Reverse Isolation		23		dB	
Output VSWR		<1.5:1			

www.DataSheet4U.com

8-114 Rev C5 000822

Parameter		Specification	1	Unit	Condition
Parameter	Min.	Тур.	Max.	Unit	Condition
					With 1kΩ balanced load.
Second Section (Mixer, IF1					By varying the gain of the second stage, a
Output)					trade-off of gain and noise figure against IF
					can be made. Please see data plots.
Noise Figure		9.5		dB	Single Sideband
Input VSWR		1.5:1			Single-ended
Input IP3		+2		dBm	At maximum gain
Conversion Gain, Maximum		16.5		dB	V _G ≤0.2V
Conversion Gain, Minimum		5.5		dB	V _G ≥2.5V
Output Impedance		1		kΩ	Balanced
					With 850Ω load.
Second Section (Mixer, IF2					By varying the gain of the second stage, a
Output)					trade-off of gain and noise figure against IF
					can be made. Please see data plots.
Noise Figure		11		dB	Single Sideband
Input VSWR		1.5:1			Single ended
Input IP3		+2		dBm	At maximum gain
Conversion Gain, Maximum		7.5		dB	V _G ≤0.2V
Conversion Gain, Minimum		-4.5		dB	V _G ≥2.5V
Output Impedance		850		Ω	Single ended
LO Input					
LO Input Range		-6 to 0		dBm	
LO Output Level	-7.5	-5	-2.5	dBm	Buffer On, -5dBm input
LO Output Level	VV VV .	-35	-30	dBm	Buffer Off, -5dBm input
LO to RF (Mix In) Rejection		27		✓ dB	
LO to IF1, IF2 Rejection		20 <2:1		dB	Circular and ad
LO Input VSWR Power Supply		₹2:1			Single ended
Voltage		3.6±5%	X 9	V	
Current Consumption		3.0±3%	,	mA	LNA only
Current Consumption		41.5	58	mA	LNA + Mixer, IF1, LO Buffer On
		39	55	mA	LNA + Mixer, IF1, LO Buffer Off
		32.5	45	mA	LNA + Mixer, IF2, LO Buffer On
		30	42	mA	LNA + Mixer, IF2, LO Buffer Off
	7			1	
	76				
10 100					
M.O.					
See Jibolia					

www.DataSheet4U.com

Rev C5 000822 8-115

Pin	Function	Description	Interface Schematic
1	VCC1	Supply voltage for the LNA. External RF and IF bypassing is required.	Interface Schematic
'	VCC1	The trace length between the pin and the bypass capacitors should be minimized. The ground side of the bypass capacitors should connect immediately to ground plane.	
2	GND	Ground connection. Keep traces physically short and connect immediately to ground plane for best performance.	
3	LNA IN	RF input pin. This pin is internally DC blocked and matched to 50Ω .	
			LNA IN O
4	GND	Same as pin 2.	
5	IF2	FM IF output pin. This is a single-ended output with an output impedance set by an internal 850Ω resistor to $V_{CC}.$ The resistor sets the operating impedance, but an external choke or matching inductor to V_{CC} must be supplied in order to correctly bias this output. This inductor is typically incorporated in the matching network between the output and IF filter. Because this pin is biased to $V_{CC},$ a DC blocking capacitor must be used if the IF filter input has a DC path to ground.	F2
6	GND	Same as pin 2.	
7	IF SELECT	Selects which IF output (IF1 or IF2) is used. This is a digitally controlled input. A logic "high" selects IF1. A logic "low" selects IF2. The threshold voltage is approximately 1.3 V.	IF 30 kΩ SELECT Ο WW
8	GND	Same as pin 2.	
9	IF 1+	CDMA IF output pin. This is a balanced output. The output impedance is set by an internal 500Ω resistor to V_{CC} . Thus the output impedance of each pin is 500Ω , whereas the differential output impedance is 1000Ω . The resistor sets the operating impedance, but an external choke or matching inductor to V_{CC} must be supplied in order to correctly bias this output. This inductor is typically incorporated in the matching network between the output and IF filter. Because this pin is biased to V_{CC} , a DC blocking capacitor must be used if the IF filter input has a DC path to ground.	IF1+ V _{CC2} IF1- 500 Ω 500 Ω
10	IF 1-	Same as pin 9 except complementary input.	See pin 9.
11	GC	Analog gain adjustment for both IF output buffer amplifiers. A $10 k\Omega$ source impedance is required for proper operation of the gain control circuitry. Valid control voltages, on the source side of the $10 k\Omega$ resistor, are from 0 V to 2.9 V. Minimum gain is selected with 2.4 V to 2.9 V. Maximum gain is selected with 0 V to 0.2 V. When operating the RF9906 at fixed maximum gain, this pin should be grounded through a $10 k\Omega$ resistor. Do not connect this pin directly to ground (see Application Schematic for example).	
12	VCC2	Supply Voltage for the Mixer, LO Buffer Amplifier, and IF Buffer Amplifi-	
	500	ers. External RF and IF bypassing is required. The trace length between the pin and the bypass capacitors should be minimized. The ground side of the bypass capacitors should connect immediately to ground plane.	
13	LO IN+	Mixer LO Balanced Input Pin. This pin is internally DC biased and should be DC blocked if connected to a device with DC present. For single-ended input operation, one pin is used as an input and the other mixer LO input is AC coupled to ground. The single-ended input impedance is 50Ω .	LO IN+ O LO IN-
14	LO IN-	Same as pin 13, except complementary input.	See pin 13.
	1	1	


www.DataSheet4U.com

8-116 Rev C5 000822

pin for the LO output buffer amplifier. This is a digitally conneput. A logic "high" turns the buffer amplifier on, and the current aption increases by 3 mA (with -3 dBm LO input). A logic "low" e buffer amplifier off. The threshold voltage is approximately all Buffered LO Output. This pin is internally DC blocked and d to 50Ω . The buffer amplifier is switched on or off by the voltal at pin 15.	LO BUFFER ENABLE LO BUFFER OUT	15 16
d to 50Ω . The buffer amplifier is switched on or off by the voltel at pin 15.		16
OUT		
s pin 2.	GND	17
F Balanced Input Pin. This pin is internally DC biased and be DC blocked if connected to a device with DC present. For ended input operation, one pin is used as an input and the other F input is bypassed to ground. In order to minimize the mixer's gure, the bypass capacitor must be a low input impedance at requency. The single-ended input impedance is 50 Ω.	MIXER RF IN+	18
is pin 2.	GND	19
s pin 18, except complementary input. See pin 18.	MIXER RF IN-	20
s pin 2.	GND	21
atput pin. This pin is internally DC blocked and matched to 50Ω See pin 3. to facilitate an easy interface to a 50Ω Image Filter.	LNA OUT	22
s pin 2.	GND	23
in order to achieve specified FM (IF2) noise figure. The ground the bypass capacitor should connect immediately to ground 000pF is the suggested value. Smaller values will begin to degrade noise figure. Larger values will slow down the IF1 to		
itry bypass pin. This pin should be well bypassed at the IF fre- in order to achieve specified FM (IF2) noise figure. The ground the bypass capacitor should connect immediately to ground 000pF is the suggested value. Smaller values will begin to degrade noise figure. Larger values will slow down the IF1 to	GND BYPASS	23 24

www.DataSheet4U.com


Rev C5 000822 8-117



www.DataSheet4U.com


8-118 Rev C5 000822


_____ from www.rfmd.com.)



www.DataSheet4U.com

Rev C5 000822 8-119





www.DataSheet4U.com

Rev C5 000822