

3V GSM POWER AMPLIFIER

Typical Applications

- 3V GSM Cellular Handsets
- 3V Dual-Band/Triple-Band Handsets
- GPRS Compatible

Product Description

The RF5110 is a high-power, high-efficiency power amplifier module offering high performance in GSM OR GPRS applications. The device is manufactured on an advanced GaAs HBT process, and has been designed for use as the final RF amplifier in GSM hand-held digital cellular equipment and other applications in the 800MHz to 950MHz band. On-board power control provides over 70dB of control range with an analog voltage input, and provides power down with a logic "low" for standby operation. The device is self-contained with 50 Ω input and the output can be easily matched to obtain optimum power and efficiency characteristics. The RF5110 can be used together with the RF5111 for dual-band operation. The device is packaged in an ultra-small 3mmx3mmx1mm plastic package, minimizing the required board space.

Optimum Technology Matching® Applied

🗌 Si BJT	🗹 GaAs HBT	GaAs MESFET
🗌 Si Bi-CMOS	SiGe HBT	Si CMOS
InGaP/HBT	GaN HEMT	SiGe Bi-CMOS



Functional Block Diagram

- Commercial and Consumer Systems
- Portable Battery-Powered Equipment



Package Style: QFN, 16-Pin, 3x3

Features

- Single 2.7V to 4.8V Supply Voltage
- +36dBm Output Power at 3.5V
- 32dB Gain with Analog Gain Control
- 57% Efficiency
- 800MHz to 950MHz Operation
- Supports GSM and E-GSM

Ordering Information RF5110 3V GSM Power Amplifier RF5110 PCBA Fully Assembled Evaluation Board RF Micro Devices, Inc. Tel (336) 664 1233 7628 Thorndike Road Fax (336) 664 0454 Greensboro, NC 27409, USA http://www.rfmd.com

Absolute Maximum Ratings

Parameter	Rating	Unit
Supply Voltage	-0.5 to +6.0	V _{DC}
Power Control Voltage (V _{APC1,2})	-0.5 to +3.0	V
DC Supply Current	2400	mA
Input RF Power	+13	dBm
Duty Cycle at Max Power	50	%
Output Load VSWR	10:1	
Operating Case Temperature	-40 to +85	°C
Storage Temperature	-55 to +150	°C



RF Micro Devices believes the furnished information is correct and accurate at the time of this printing. However, RF Micro Devices reserves the right to make changes to its products without notice. RF Micro Devices does not assume responsibility for the use of the described product(s).

Parameter	Specification		Unit	Condition	
Farameter	Min.	Тур.	Max.	Unit	Condition
Overall					Temp=25°C, V _{CC} =3.6V, V _{APC1,2} =2.8V, P _{IN} =+4.5dBm, Freq=880MHz to 915MHz, 37,5% Duty Cycle, pulse width=1731 us
Operating Frequency Range		880 to 915		MHz	See evaluation board schematic.
Usable Frequency Range		800 to 950		MHz	Using different evaluation board tune.
Maximum Output Power	33.8	34.5		dBm	Temp=25°C, V _{CC} =3.6V, V _{APC1,2} =2.8V
	33.1			dBm	Temp=+60°C, V _{CC} =3.3V, V _{APC1,2} =2.8V
Total Efficiency	50	57		%	At P _{OUT,MAX} , V _{CC} =3.6V
		12		%	P _{OUT} =+20dBm
		5		%	P _{OUT} =+10dBm
Input Power for Max Output	+4.5	+7.0	+9.5	dBm	
Output Noise Power			-72	dBm	RBW=100kHz, 925MHz to 935MHz,
					POUT, MIN POUT POUT, MAX,
				15	$P_{IN,MIN} < P_{IN} < P_{IN,MAX}$, $V_{CC} = 3.3 V$ to 5.0 V
			-81	dBm	RBW = 100 kHz, 935 MHz to 960 MHz,
					$P_{\text{NLMIN}} = 001 \times 001, \text{MAX}$
Forward Isolation			-22	dBm	$V_{ADOL} = 0.3 V P_{IN} = +9.5 dBm$
Second Harmonic		-20	-7	dBm	$P_{N} = +9.5 dBm$
Third Harmonic		-25	-7	dBm	$P_{\rm IN} = +9.5 \rm dBm$
All Other Non-Harmonic		20	-36	dBm	
Spurious			00	abiii	
Input Impedance		50		Ω	
Optimum Source Impedance		40+j10		Ω	For best noise performance
Input VSWR			2.5:1		P _{OUT,MAX} -5dB <p<sub>OUT<p<sub>OUT,MAX</p<sub></p<sub>
			4:1		P _{OUT} <p<sub>OUT,MAX-5dB</p<sub>
Output Load VSWR					
Stability	8:1				Spurious<-36dBm, V _{APC1,2} =0.3V to 2.6V,
Duaradaaaa	10.1				RBW=100kHz
Ruggedness Output Load Impedance	10.1	2 6-i1 5		0	Load Impedance presented at RE OUT had
Power Control VADCA VADCA		2.0 j1.0		52	
Power Control "ON"	26			V	Maximum Pour, Voltage supplied to the
	2.0			v	input
Power Control "OFF"	0.2	0.5		V	Minimum P_{OUT} , Voltage supplied to the input
Power Control Range	75			dB	$V_{APC1,2}=0.2V$ to 2.6V
Gain Control Slope	5	100	150	dB/V	P_{OUT} =-10dBm to +35dBm
APC Input Capacitance			10	pF	DC to 2MHz
APC Input Current		4.5	5	mA	V _{APC1.2} =2.8V
			25	μA	V _{APC1.2} =0V
Turn On/Off Time			100	ns	V _{APC1,2} =0 to 2.8V

Deremeter	Specification		Unit	Condition		
Falameter	Min.	Тур.	Max.	Unit	Condition	
Power Supply						
Power Supply Voltage		3.5		V	Specifications	
	2.7		4.8	V	Nominal operating limits, P _{OUT} <+35dBm	
			5.5	V	With maximum output load VSWR 6:1, P _{OUT} <+35dBm	
Power Supply Current		2		A	DC Current at POUT, MAX	
	15	200	335	mA	Idle Current, P _{IN} <-30dBm	
		1	10	μΑ	P _{IN} <-30dBm, V _{APC1,2} =0.2V	
		1	10	μΑ	P _{IN} <-30dBm, V _{APC1,2} =0.2V, Temp=+85°C	

Pin	Function	Description	Interface Schematic
1	VCC1	Power supply for the pre-amplifier stage and interstage matching. This pin forms the shunt inductance needed for proper tuning of the interstage match. Refer to the application schematic for proper configuration. Note that position and value of the components are important.	See pin 3.
2	GND1	Ground connection for the pre-amplifier stage. Keep traces physically short and connect immediately to the ground plane for best perfor- mance. It is important for stability that this pin has it's own vias to the groundplane, to minimize any common inductance.	See pin 1.
3	RF IN	RF Input. This is a 50Ω input, but the actual impedance depends on the interstage matching network connected to pin 1. An external DC blocking capacitor is required if this port is connected to a DC path to ground or a DC voltage.	VCC1 RF INO From Bias = Stages GND1
4	GND2	Ground connection for the driver stage. To minimize the noise power at the output, it is recommended to connect this pin with a trace of about 40mil to the ground plane. This will slightly reduce the small signal gain, and lower the noise power. It is important for stability that this pin have it's own vias to the ground plane, minimizing common inductance.	See pin 3.
5	VCC2	Power supply for the driver stage and interstage matching. This pin forms the shunt inductance needed for proper tuning of the interstage match. Please refer to the application schematic for proper configura- tion, and note that position and value of the components are important.	VCC2
6	VCC2	Same as pin 5.	
7	NC	Not connected.	
8	2F0	Connection for the second harmonic trap. This pin is internally con- nected to the RF OUT pins. The bonding wire together with an external capacitor form a series resonator that should be tuned to the second harmonic frequency in order to increase efficiency and reduce spurious outputs.	Same as pin 9.
9	RF OUT	RF Output and power supply for the output stage. Bias voltage for the final stage is provided through this wide output pin. An external matching network is required to provide the optimum load impedance.	RF OUT
10	RF OUT	Same as pin 9.	Same as pin 9.
11	RF OUT	Same as pin 9.	Same as pin 9.
12	RF OUT	Same as pin 9.	
13	NC	Not connected.	
14	VCC	Power supply for the bias circuits.	
15	APC2	Power Control for the output stage. See pin 16 for more details.	See pin 16.
16	APC1	Power Control for the driver stage and pre-amplifier. When this pin is "low," all circuits are shut off. A "low" is typically 0.5V or less at room temperature. A shunt bypass capacitor is required. During normal operation this pin is the power control. Control range varies from about 1.0V for -10 dBm to 2.6V for +35 dBm RF output power. The maximum power that can be achieved depends on the actual output matching; see the application information for more details. The maximum current into this pin is 5mA when V_{APC1} =2.6V, and 0mA when V_{APC} =0V.	APC VCC
Pkg Base	GND	Ground connection for the output stage. This pad should be connected to the ground plane by vias directly under the device. A short path is required to obtain optimum performance, as well as to provide a good thermal path to the PCB for maximum heat dissipation.	

Theory of Operation and Application Information

The RF5110 is a three-stage device with 32 dB gain at full power. Therefore, the drive required to fully saturate the output is +3dBm. Based upon HBT (Heterojunction Bipolar Transistor) technology, the part requires only a single positive 3V supply to operate to full specification. Power control is provided through a single pin interface, with a separate Power Down control pin. The final stage ground is achieved through the large pad in the middle of the backside of the package. First and second stage grounds are brought out through separate ground pins for isolation from the output. These grounds should be connected directly with vias to the PCB ground plane, and not connected with the output ground to form a so called "local ground plane" on the top layer of the PCB. The output is brought out through the wide output pad, and forms the RF output signal path.

The amplifier operates in near Class C bias mode. The final stage is "deep AB", meaning the quiescent current is very low. As the RF drive is increased, the final stage self-biases, causing the bias point to shift up and, at full power, draws about 2000mA. The optimum load for the output stage is approximately 2.6 Ω . This is the load at the output collector, and is created by the series inductance formed by the output bond wires, vias, and microstrip, and 2 shunt capacitors external to the part. The optimum load impedance at the RF Output pad is 2.6-j1.5 Ω . With this match, a 50 Ω terminal impedance is achieved. The input is internally matched to 50 Ω with just a blocking capacitor needed. This data sheet defines the configuration for GSM operation.

The input is DC coupled; thus, a blocking cap must be inserted in series. Also, the first stage bias may be adjusted by a resistive divider with high value resistors on this pin to V_{PC} and ground. For nominal operation, however, no external adjustment is necessary as internal resistors set the bias point optimally.

VCC1 and VCC2 provide supply voltage to the first and second stage, as well as provides some frequency selectivity to tune to the operating band. Essentially, the bias is fed to this pin through a short microstrip. A bypass capacitor sets the inductance seen by the part, so placement of the bypass cap can affect the frequency of the gain peak. This supply should be bypassed individually with 100pF capacitors before being combined with V_{CC} for the output stage to prevent feedback and oscillations.

The RF OUT pin provides the output power. Bias for the final stage is fed to this output line, and the feed must be capable of supporting the approximately 2A of current required. Care should be taken to keep the losses low in the bias feed and output components. A narrow microstrip line is recommended because DC losses in a bias choke will degrade efficiency and power.

While the part is safe under CW operation, maximum power and reliability will be achieved under pulsed conditions. The data shown in this data sheet is based on a 12.5% duty cycle and a $600 \mu s$ pulse, unless specified otherwise.

The part will operate over a 3.0V to 5.0V range. Under nominal conditions, the power at 3.5V will be greater than +34.5dBm at +90°C. As the voltage is increased, however, the output power will increase. Thus, in a system design, the ALC (Automatic Level Control) Loop will back down the power to the desired level. This must occur during operation, or the device may be damaged from too much power dissipation. At 5.0V, over +38dBm may be produced; however, this level of power is not recommended, and can cause damage to the device.

The HBT breakdown voltage is >20V, so there are no issue with overvoltage. However, under worst-case conditions, with the RF drive at full power during transmit, and the output VSWR extremely high, a low load impedance at the collector of the output transistors can cause currents much higher than normal. Due to the bipolar nature of the devices, there is no limitation on the amount of current de device will sink, and the safe current densities could be exceeded.

High current conditions are potentially dangerous to any RF device. High currents lead to high channel temperatures and may force early failures. The RF5110 includes temperature compensation circuits in the bias network to stabilize the RF transistors, thus limiting the current through the amplifier and protecting the devices from damage. The same mechanism works to compensate the currents due to ambient temperature variations.

To avoid excessively high currents it is important to control the V_{APC} when operating at supply voltages higher than 4.0V, such that the maximum output power is not exceeded.

Internal Schematic



RF5110 **Evaluation Board Schematic GSM850 Lumped Element** VCC VCC 50 Ω µstrip P1 P2 Q 1 -<VCC 1 -<VAPC P1-10-P2-10-2 -< GND P1-20-2 -<VCC ⊪ C18 3.3 μF 3 -< GND ╟ 3 -< GND ╟ -<GND СОИЗ ╟ 4 C17 10 nF +i __|_ C15 $\|$ 파 -||-C16 чŀ -11 CON4 C13 1 nF 10 nF 33 pF ⊥ C19 ⊤27 pF { L1 { 11 nH $\dashv \vdash$ 4 15 14 13 16 C14 12 1 33 pF Чİ 11 ⊪2 C1 56 pF L3 L4 1.8 nH C12 8.8 nH 56 pF 50 Ω µstrip 50 Ω µstrip 3 10 40 mils 60 mils 65 mils -I F R1 180 Ω

C9 _

C9 and C10 share the same pad.

15 pF

9

5 6 7 8

C8 1.5 pF

⊪[4]

⊥ C7 ⊤33 pF

L2 L6 10 Ω Ferrite 1.6 nH

⊥ C6 ⊤1 nF

 \sim

⊥ C20 ⊤13 pF

C10

2 pF⊤

C11 _

9.1 pF

J3

VAPCO

VCC1O-

VCC2O-

+ C21

T^{3.3 μF}

___ C5

⊤10 nF

C2 ___10 nF

2-7



Evaluation Board Schematic GSM900 Lumped Element

RF5110 **Evaluation Board Layout** Board Size 2.0" x 2.0" Board Thickness 0.032"; Board Material FR-4; Multi-Layer Π 5110410(1) Japc GND P2 RF5110 Evaluation Board C11 C22 •••• [23] J2 г .1 C3 C2 _ Πc C12 L3 ПП RF IN RF OUT U C . P1 GND : \odot \odot ::: :::

0

Typical Test Setup



Notes about testing the RF5110

The test setup shown above includes two attenuators. The 3dB pad at the input is to minimize the effect on the signal generator as a result of switching the input impedance of the PA. When V_{APC} is switched quickly, the resulting input impedance change can cause the signal generator to vary its output signal, either in output level or in frequency. Instead of an attenuator an isolator may also be used. The attenuator at the output is to prevent damage to the spectrum analyzer, and should be sized accordingly to handle the power.

It is important not to exceed the rated supply current and output power. When testing the device at higher than nominal supply voltage, the V_{APC} should be adjusted to avoid the output power exceeding +36dBm. During load-pull testing at the output it is important to monitor the forward power through a directional coupler. The forward power should not exceed +36dBm, and V_{APC} needs to be adjusted accordingly. This simulates the behavior for the power control loop. To avoid damage, it is recommended to set the power supply to limit the current during the burst not to exceed the maximum current rating.

PCB Design Requirements

PCB Surface Finish

The PCB surface finish used for RFMD's qualification process is electroless nickel, immersion gold. Typical thickness is 3µinch to 8µinch gold over 180µinch nickel.

PCB Land Pattern Recommendation

PCB land patterns for PFMD components are based on IPC-7351 standards and RFMD empirical data. The pad pattern shown has been developed and tested for optimized assembly at RFMD. The PCB land pattern has been developed to accommodate lead and package tolerances. Since surface mount processes vary from company to company, careful process development is recommended.

PCB Metal Land Pattern



Figure 1. PCB Metal Land Pattern (Top View)

PCB Solder Mask Pattern

Liquid Photo-Imageable (LPI) solder mask is recommended. The solder mask footprint will match what is shown for the PCB metal land pattern with a 2mil to 3mil expansion to accommodate solder mask registration clearance around all pads. The center-grounding pad shall also have a solder mask clearance. Expansion of the pads to create solder mask clearance can be provided in the master data or requested from the PCB fabrication supplier.



Figure 2. PCB Solder Mask Pattern (Top View)

Thermal Pad and Via Design

The PCB land pattern has been designed with a thermal pad that matches the die paddle size on the bottom of the device.

Thermal vias are required in the PCB layout to effectively conduct heat away from the package. The via pattern has been designed to address thermal, power dissipation and electrical requirements of the device as well as accommodating routing strategies.

The via pattern used for the RFMD qualification is based on thru-hole vias with 0.203mm to 0.330mm finished hole size on a 0.5mm to 1.2mm grid pattern with 0.025mm plating on via walls. If micro vias are used in a design, it is suggested that the quantity of vias be increased by a 4:1 ratio to achieve similar results.