

Preliminary

RF3165


3V 1700MHz LINEAR POWER AMPLIFIER MODULE

Typical Applications

- 3V CDMA Korean-PCS Handset
- 3V CDMA2000/1XRTT K-PCS Handset
- 3V CDMA2000/1X-EV-DO K-PCS Handset
- Spread-Spectrum System

Product Description

The RF3165 is a high-power, high-efficiency linear amplifier module specifically designed for 3V handheld systems. The device is manufactured on an advanced third generation GaAs HBT process, and was designed for use as the final RF amplifier in 3V IS-95/CDMA 2000 1X handheld digital cellular equipment, spread-spectrum systems, and other applications in the 1750MHz to 1780MHz band. The RF3165 has a digital control line for low power applications to lower quiescent current. The RF3165 is assembled in at 16-pin, 3mmx3mm, QFN package.



Package Style: QFN, 16-Pin, 3x3

Optimum Technology Matching® Applied

- **▼** GaAs HBT ☐ Si BJT GaAs MESFET Si Bi-CMOS SiGe HBT ☐ Si CMOS
- GaN HEMT InGaP/HBT SiGe Bi-CMOS
 - ≧ 16 13 15 14 12 VCC2 RF IN 1 GND 2 VCC2 VMODE 3 VCC2 Bias VREG RF OUT 4 8 6 9 9

Functional Block Diagram

Features

- Input Internally Matched @ 50Ω
- Output Internally Matched
- 28dBm Linear Output Power
- 40% Peak Linear Efficiency
- 28dB Linear Gain
- -50dBc ACPR @ 1.25MHz

Ordering Information

RF3165 3V 1700MHz Linear Power Amplifier Module RF3165PCBA-410 Fully Assembled Evaluation Board

Tel (336) 664 1233 RF Micro Devices. Inc. Fax (336) 664 0454 7628 Thorndike Road Greensboro, NC 27409, USA http://www.rfmd.com

www.DataSheet4U.com


Rev A0 040730 2-1

RF3165

Preliminary

Absolute Maximum Ratings

	•	
Parameter	Rating	Unit
Supply Voltage (RF off)	+8.0	V
Supply Voltage (P _{OUT} ≤31dBm)	+5.2	V
Control Voltage (V _{REG})	+3.9	V
Input RF Power	+10	dBm
Mode Voltage (V _{MODE})	+3.9	V
Operating Temperature	-30 to +110	℃
Storage Temperature	-40 to +150	°C
Moisture Sensitivity Level IPC/JEDEC J-STD-20	MSL 2 @260	°C



RF Micro Devices believes the furnished information is correct and accurate at the time of this printing. However, RF Micro Devices reserves the right to make changes to its products without notice. RF Micro Devices does not assume responsibility for the use of the described product(s).

Parameter	Specification		l lmi4	Condition		
raiailletei	Min.	Тур.	Max.	Unit	Condition	
High Gain Mode (V _{MODE} Low)					T=25°C Ambient, V _{CC} =3.4V, V _{REG} =2.8V, V _{MODE} =0V, and P _{OUT} =28dBm for all	
Operating Frequency Range	1750		1780	MHz	parameters (unless otherwise specified).	
Linear Gain	26	28	1700	dB		
Second Harmonics	20	-35		dBc		
Third Harmonics		-40		dBc		
Maximum Linear Output	28	.0		dBm		
Linear Efficiency		40		%		
Maximum I _{CC}		460		mA		
ACPR @ 1.25MHz		₋₅₀ Dat	aSheet4U	com _{dBc}		
ACPR @ 1.98MHz		-55		dBc		
ACPR @ 2.25MHz		-59		dBc		
Input VSWR		2:1				
Output VSWR Stability			6:1		No oscillation>-70dBc	
			10:1		No damage	
Noise Power		-138		dBm/Hz	At 90MHz offset.	
Low Gain Mode (V _{MODE}					T=25°C Ambient, V _{CC} =3.4V, V _{REG} =2.8V,	
High)					V _{MODE} =2.8V, and P _{OUT} =28dBm for all parameters (unless otherwise specified).	
Operating Frequency Range	1750		1780	MHz		
Linear Gain		27		dB		
Second Harmonics		-35		dBc		
Third Harmonics		-40		dBc		
Maximum Linear Output	18	28		dBm		
Linear Efficiency		40		%		
ACPR @1.25MHz		-50		dBc		
ACPR @ 1.98MHz		-54		dBc		
ACPR @2.25MHz		-58		dBc		
Maximum I _{CC}		130		mA	P _{OUT} =16dBm	
Linear Gain		26		dB	P _{OUT} =16dBm	
Input VSWR		2:1				
Output VSWR Stability			6:1		No oscillation>-70dBc	
			10:1		No damage	

www.DataSheet4U.com

DataShe

2-2 Rev A0 040730

t4U.com

Preliminary

RF3165

Parameter	Specification		Unit	Condition		
Parameter	Min.	Тур.	Max.	Unit	Condition	
Power Supply						
Supply Voltage	3.2	3.4	4.2	V		
High Gain Idle Current		65		mA	V _{MODE} =low and V _{REG} =2.8 V	
Low Gain Idle Current		55		mA	V _{MODE} =high and V _{REG} =2.8V	
V _{REG} Current		2		mA		
V _{MODE} Current		250		uA		
RF Turn On/Off Time		1.2	6	uS		
DC Turn On/Off Time		2	40	uS		
Total Current (Power Down)		0.2	5	uA		
V _{REG} Low Voltage (Power Down)	0		0.5	V		
V _{REG} High Voltage (Recom- mended)	2.75	2.8	2.95	V		
V _{REG} High Voltage (Operational)	2.7		3.0	V		
V _{MODE} Voltage	0		0.5	V	High Gain Mode	
V _{MODE} Voltage	2.0		3.0	V	Low Gain Mode	

et4U.com

DataSheet4U.com

DataSheet4U.com www.DataSheet4U.com

Rev A0 040730 2-3

RF3165

Preliminary

Pin	Function	Description	Interface Schematic
1	RF IN	RF input internally matched to 50Ω . This input is internally AC-coupled.	
2	GND	Ground connection.	
3	VMODE	For nominal operation (High Power mode), V _{MODE} is set LOW. When set HIGH, devices are biased lower to improve efficiency.	
4	VREG	Regulated voltage supply for amplifier bias circuit. In power down mode, both V_{REG} and V_{MODE} need to be LOW (<0.5 V).	
5	NC	No connection. Do not connect this pin to any external circuit.	
6	NC	No connection. Do not connect this pin to any external circuit.	
7	NC	No connection. Do not connect this pin to any external circuit.	
8	NC	No connection. Do not connect this pin to any external circuit.	
9	RF OUT	RF output. Internally AC-coupled.	
10	VCC2	Output stage collector supply. Please see the schematic for required external components.	
11	VCC2	Same as pin 10.	
12	VCC2	Same as pin 10.	
13	NC	No connection. Do not connect this pin to any external circuit.	
14	IM	Interstage matching. Connect to pin 15.	
15	IM	Interstage matching. Connect to pin 14.	
16	VCC1	First stage collector supply. A 4.7μF decoupling capacitor is required.	
Pkg Base	GND	Ground connection. The backside of the package should be soldered to a top side ground pad which is connected to the ground plane with multiple vias. The pad should have a short thermal path to the ground plane.	


DataShe

t4U.com www.DataSheet4U.com

2-4 Rev A0 040730

RF3165 Preliminary

Application Schematic



 $\begin{array}{l} L1=1.5 nH \ is \ recommended, \ but \ any \ value \ between \ 1.2 nH \ to \ 2.2 nH \ may \ be \ used. \\ L2=6.8 nH \ is \ recommended, \ but \ any \ value \ between \ 4.7 nH \ to \ 8.2 nH \ may \ be \ used. \\ L2 \ may \ not \ be \ needed \ if \ Pin \ 16 \ is \ not \ routed \ directly \ to \ Pins \ 10, \ 11, \ and \ 12. \end{array}$


et4U.com

DataSheet4U.com

www.DataSheet4U.com DataSheet4U.com

Rev A0 040730 2-5 RF3165 Preliminary

Evaluation Board Schematic



DataShe

t4U.com www.DataSheet4U.com

2-6 Rev A0 040730

Preliminary RF3165

Electrostatic Discharge Sensitivity

Human Body Model (HBM)

Figure 3 shows the HBM ESD sensitivity level for each pin to ground. The ESD test is in compliance with JESD22-A114.




Figure 3. ESD Level - Human Body Model

DataSheet4U.com

Machine Model (MM)

et4U.com

Figure 4 shows the MM ESD sensitivity level for each pin to ground. The ESD test is in compliance with JESD22-A115.




Figure 4. ESD Level - Machine Model

DataSheet4U.com www.DataSheet4U.com

Rev A0 040730 2-7

RF3165 Preliminary

PCB Design Requirements

PCB Surface Finish

The PCB surface finish used for RFMD's qualification process is electroless nickel, immersion gold. Typical thickness is $3\mu inch$ to $8\mu inch$ gold over $180\mu inch$ nickel.

PCB Land Pattern Recommendation

PCB land patterns are based on IPC-SM-782 standards when possible. The pad pattern shown has been developed and tested for optimized assembly at RFMD; however, it may require some modifications to address company specific assembly processes. The PCB land pattern has been developed to accommodate lead and package tolerances.

PCB Metal Land Pattern

```
A = 0.64 \times 0.28 \text{ (mm) Typ.}
B = 0.28 \times 0.64 \text{ (mm) Typ.}
C = 0.78 \times 0.64 \text{ (mm)}
D = 0.64 \times 1.28 \text{ (mm)}
E = 1.50 \text{ (mm) Sq.}
```




Figure 1. PCB Metal Land Pattern (Top View)

www.DataSheet4U.com

2-8 Rev A0 040730

DataSheet4U.com

t4U.com

Preliminary RF3165

PCB Solder Mask Pattern

Liquid Photo-Imageable (LPI) solder mask is recommended. The solder mask footprint will match what is shown for the PCB metal land pattern with a 2mil to 3mil expansion to accommodate solder mask registration clearance around all pads. The center-grounding pad shall also have a solder mask clearance. Expansion of the pads to create solder mask clearance can be provided in the master data or requested from the PCB fabrication supplier.




Figure 2. PCB Solder Mask Pattern (Top View)

DataSheet4U.com

Thermal Pad and Via Design

The PCB land pattern has been designed with a thermal pad that matches the die paddle size on the bottom of the device.

Thermal vias are required in the PCB layout to effectively conduct heat away from the package. The via pattern has been designed to address thermal, power dissipation and electrical requirements of the device as well as accommodating routing strategies.

The via pattern used for the RFMD qualification is based on thru-hole vias with 0.203mm to 0.330mm finished hole size on a 0.5mm to 1.2mm grid pattern with 0.025mm plating on via walls. If micro vias are used in a design, it is suggested that the quantity of vias be increased by a 4:1 ratio to achieve similar results.

ataSheet4U.com www.DataSheet4U.com

Rev A0 040730 2-9

RF3165 Preliminary

DataSheet4U.com

t4U.com www.DataSheet4U.com

2-10 Rev A0 040730