

3V 900MHz LINEAR POWER AMPLIFIER

RF2192

RoHS Compliant & Pb-Free Product

Typical Applications

- 3V CDMA/AMPS Cellular Handsets
- 3V JCDMA Cellular Handsets
- 3V CDMA2000 Cellular Handsets

Product Description

The RF2192 is a high-power, high-efficiency linear amplifier IC targeting 3V handheld systems. The device is manufactured on an advanced Gallium Arsenide Heterojunction Bipolar Transistor (HBT) process, and has been designed for use as the final RF amplifier in dual-mode 3V CDMA/AMPS and CDMA2000 handheld digital cellular equipment, spread-spectrum systems, and other applications in the 800MHz to 960MHz band. The RF2192 has a low power mode to extend battery life under low output power conditions. The device is packaged in a 16-pin, 4mmx4mm QFN.



- 3V CDMA 450 MHz Band Handsets
- Portable Battery-Powered Equipment



Optimum Technology Matching® Applied

•		• • • •
🗌 Si BJT	🗹 GaAs HBT	GaAs MESFET
Si Bi-CMOS	SiGe HBT	Si CMOS
InGaP/HBT	🔲 GaN HEMT	SiGe Bi-CMOS



Functional Block Diagram

Package Style: QFN, 16-Pin, 4x4

Features

- Single 3V Supply
- 29dBm Linear Output Power
- 37% Linear Efficiency
- Low Power Mode
- 45 mA idle current
- 47% Peak Efficiency 31dBm Output

Ordering Information

RF2192 3V 900MHz Linear Power Amplifier RF2192PCBA-41X Fully Assembled Evaluation Board

 RF Micro Devices, Inc.
 Tel (336) 664 1233

 7628 Thorndike Road
 Fax (336) 664 0454

 Greensboro, NC 27409, USA
 http://www.rfmd.com

Absolute Maximum Ratings

Parameter	Rating	Unit
Supply Voltage (RF off)	+8.0	V _{DC}
Supply Voltage (P _{OUT} ≤31dBm)	+5.2	V _{DC}
Mode Voltage (V _{MODE})	+4.2	V _{DC}
Control Voltage (V _{REG})	+3.0	V _{DC}
Input RF Power	+10	dBm
Operating Case Temperature	-30 to +110	°C
Storage Temperature	-40 to +150	C°



RF Micro Devices believes the furnished information is correct and accurate at the time of this printing. RoHS marking based on EUDirective2002/95/EC (at time of this printing). However, RF Micro Devices reserves the right to make changes to its products without notice. RF Micro Devices does not assume responsibility for the use of the described product(s).

Parameter	Specification		Unit	Condition	
Farameter	Min.	Тур.	Max.	ax.	Condition
Usable Frequency Range	400		960	MHz	
High Power State- US-CDMA (V _{MODE} Low)					Case T=25°C, V_{CC} =3.4V, V_{REG} = 2.85V, V_{MODE} =0V to 0.5V, Freq=824MHz to 849MHz (unless otherwise specified)
Frequency Range	824		849	MHz	
Linear Gain	27	30		dB	
Second Harmonic		-33		dBc	
Third Harmonic		<-60		dBc	
Maximum Linear Output Power (CDMA Modulation)	29			dBm	
Total Linear Efficiency		37		%	P _{OUT} =29dBm
Adjacent Channel Power Rejec- tion		-48	-44	dBc	ACPR @ 885 kHz
		-58	-56	dBc	ACPR @ 1980kHz
Input VSWR		2:1			
Output VSWR			10:1		No damage.
			6:1		No oscillations. >-70dBc
Noise Power		-133		dBm/Hz	At 45MHz offset
Low Power State-					Case T=25°C, V _{CC} =3.4V, V _{REG} =2.85V,
US-CDMA (V _{MODE} High)					V _{MODE} =1.8V to 3V, Freq=824MHz to 849MHz (unless otherwise specified)
Frequency Range	824		849	MHz	
Linear Gain	19	22		dB	
Second Harmonic		-33		dBc	
Third Harmonic		<-60		dBc	
Maximum Linear Output Power (CDMA Modulation)	16	20		dBm	
Max I _{CC}		150		mA	P _{OUT} =+16dBm (all currents included)
Adjacent Channel Power Rejec- tion		-48	-46	dBc	ACPR @ 885 kHz
		<-60	-58	dBc	ACPR @ 1980kHz
Input VSWR		2:1			
Output VSWR			10:1		No damage.
			6:1		No oscillations. >-70dBc

Deremeter	Specification			11	O a malitia m	
Parameter	Min. Typ.		Max.	Unit	Condition	
High Power State CDMA 2000 1x (V _{MODE} LOW)					Case T=25°C, V_{CC} =3.4V, V_{REG} =2.85V. V_{MODE} =0V to 0.5V, Freq=824MHz to 849MHz (unless otherwise specified)	
Frequency Range Linear Gain Pilot+DCCH 9600	824	29	849	MHz dB		
Maximum Linear Output Power (CDMA 2000 Modulation) Adjacent Channel Power Rejec-	26.5	-47		dBm dBc	2.5dB Backoff included in IS98D CCDF 1% 5.4dB Peak Average Ratio at CCDF 1% ACPR @ 885kHz	
tion		<-60		dBc	ACPR @ 1.98 MHz	
Pilot+FCH 9600+SCHO 9600 Maximum Linear Output Power	29			dBm	4.5dB Peak Average Ratio at CCDF 1%	
(CDMA 2000 Modulation) Adjacent Channel Power Rejec-		-47		dBc	ACPR@885kHz	
tion		<-60		dBc	ACPR @ 1.98MHz	
Low Power State CDMA 2000 1x (V _{MODE} HIGH)					Case T=25 ^o C, V _{CC} =3.4V, V _{REG} =2.85V. V _{MODE} =1.8V to 3V, Freq=824MHz to 849MHz	
Frequency Range Linear Gain Pilot+DCCH 9600	824	22	849	MHz dB		
Maximum Linear Output Power (CDMA 2000 Modulation)	16	20		dBm	5.4dB Peak to Average Ratio at CCDF 1%	
Adjacent Channel Power Rejec- tion		-48		dBc	ACPR @ 885 kHz	
Efficiency Pilot+FCH 9600+SCHO 9600		<-85 15		dBc %	ACPR @ 1.98MHz P _{OUT} =20dBm	
Maximum Linear Output Power (CDMA 2000 Modulation)	16	20		dBm	4.5dB Peak to Average Ratio at CCDF 1%	
Adjacent Channel Power Rejec- tion		<-50		dBc	ACPR @ 885 kHz	
		<-65		dBc	ACPR@1.98MHz	
FM Mode					Case T=25°C, V_{CC} =3.4V, V_{REG} =2.85V, V_{MODE} =0V to 0.5V, Freq=824MHz to 849MHz (unless otherwise specified)	
Frequency Range	824		849	MHz		
Gain		30		dB		
Second Harmonic		-33		dBc		
Third Harmonic Max CW Output Power	31	<-60 32		dBc dBm		
Total Efficiency (AMPS mode)	51	47		иВШ %	P _{OUT} =31dBm (room temperature)	
Input VSWR		2:1		70		
Output VSWR		<u> </u>	10:1		No damage.	
			6:1		No oscillations. >-70dBc	

Note: DCCH: Dedicated Control Channel FCH: Fundamental Channel CCDF: Complementary Cumulative Distribution Function

Parameter	Specification			11	Condition	
	Min.	Тур.	Max.	Unit	Condition	
High Power State- CDMA450 (V _{MODE} Low)					Case T=25°C, V_{CC} =3.4V, V_{REG} =2.85V, V_{MODE} =0V to 0.5V, Freq=452MHz to 458MHz (unless otherwise specified)	
Frequency Range	452		458	MHz	······	
Linear Gain		31		dB		
Second Harmonic		30		dBc		
Third Harmonic		-60		dBc		
Maximum Linear Output Power (CDMA Modulation)	29			dBm		
Total Linear Efficiency		35		%	P _{OUT} =29dBm	
Adjacent Channel Power Rejec- tion		-49		dBc	ACPR @ 885kHz	
Input VSWR		-56 2:1		dBc	ACPR @ 1980kHz	
Output VSWR			10:1		No damage.	
			6:1		No oscillations. > -70dBc	
Low Power State- CDMA450 (V _{MODE} High)					Case T=25°C, V_{CC} =3.4 V, V_{REG} =2.85 V, V_{MODE} =2.85 V, Freq=452 MHz to 458 MHz (unless otherwise specified)	
Frequency Range	452		458	MHz		
Linear Gain		23		dB		
Maximum Linear Output Power (CDMA Modulation)	16			dBm		
Max I _{CC}		160		mA	P _{OUT} =+16dBm (all currents included)	
Adjacent Channel Power Rejec- tion		-52		dBc	ACPR @ 885kHz	
		-70		dBc	ACPR @ 1980kHz	
Input VSWR		2:1				
Output VSWR			10:1		No damage.	
DC Supply			6:1		No oscillations. > -70dBc	
Supply Voltage	3.0	3.4	4.2	V	The maximum power out for V_{CC} =3.0V is 28dBm.	
Quiescent Current		160		mA	V _{MODE} =Low	
		45	70	mA	V _{MODE} =High	
V _{REG} Current		40	10	mA	MODE	
V _{REG} Current			10	mA		
Turn On/Off Time			<40	μs	Time between V _{REG} turned on and PA	
			~40	μs	reaching full power. Turn on/off time can be reduced by lowering the bypass capacitor value on the V_{REG} line.	
Total Current (Power Down)			10	μA	V _{REG} =Low	
V _{REG} "Low" Voltage	0		0.5	V		
V _{REG} "High" Voltage	2.75	2.85	2.95	V		
V _{MODE} "Low" Voltage	0		0.5	V		
V _{MODE} "High" Voltage	1.8	2.85	3.0	V		

Pin	Function	Description	Interface Schematic
1	GND	Ground connection.	
2	GND	Ground connection.	
3	GND	Ground connection.	
4	RF IN	RF input. An external 100pF series capacitor is required as a DC block. In addition, shunt inductor and series capacitor are required to provide 2:1VSWR.	VCC1 100 pF RF INO Bias GND1 Stages
5	VREG1	Power Down control for first stage. Regulated voltage supply for amplifier bias. In Power Down mode, both V_{REG} and V_{MODE} need to be LOW (<0.5V).	
6	VMODE	For nominal operation (High Power Mode), V_{MODE} is set LOW. When set HIGH, the driver and final stage are dynamically scaled to reduce the device size and as a result to reduce the idle current.	
7	VREG2	Power Down control for the second stage. Regulated voltage supply for amplifier bias. In Power Down mode, both V_{REG} and V_{MODE} need to be LOW (<0.5V).	
8	BIAS GND	Bias circuitry ground. See application schematic.	
9	GND	Ground connection.	
10	RF OUT	RF output and power supply for final stage. This is the unmatched col- lector output of the second stage. A DC block is required following the matching components. The biasing may be provided via a parallel L-C set for resonance at the operating frequency of 824MHz to 849MHz. It is important to select an inductor with very low DC resistance with a 1 A current rating. Alternatively, shunt microstrip techniques are also appli- cable and provide very low DC resistance. Low frequency bypassing is required for stability.	RF OUT
11	RF OUT	Same as pin 10.	See pin 10.
12	RF OUT	Same as pin 10.	
13	2FO	Harmonic trap. This pin connects to the RF output but is used for pro- viding a low impedance to the second harmonic of the operating fre- quency. An inductor or transmission line resonating with an on chip capacitor at 2fo is required at this pin.	
14	VCC BIAS	Power supply for bias circuitry. A 100pF high frequency bypass capacitor is recommended.	
15	VCC1	Power supply for first stage.	
16	VCC1	Same as Pin 15.	
Pkg Base	GND	Ground connection. The backside of the package should be soldered to a top side ground pad which is connected to the ground plane with mul- tiple vias. The pad should have a short thermal path to the ground plane.	

Note: This schematic is a preliminary schematic. This 450MHz band CDMA tune is done by modifying the existing 800MHz band CDMA evaluation board.

Evaluation Board Schematic US-CDMA

(Download Bill of Materials from www.rfmd.com.)





Evaluation Board Layout - US-CDMA 2.0" x 2.0"

Board Thickness 0.031", Board Material FR-4, Multi-Layer, Ground Plane at 0.015"



PCB Design Requirements

PCB Surface Finish

The PCB surface finish used for RFMD's qualification process is electroless nickel, immersion gold. Typical thickness is 3µinch to 8µinch gold over 180µinch nickel.

PCB Land Pattern Recommendation

PCB land patterns are based on IPC-SM-782 standards when possible. The pad pattern shown has been developed and tested for optimized assembly at RFMD; however, it may require some modifications to address company specific assembly processes. The PCB land pattern has been developed to accommodate lead and package tolerances.

PCB Metal Land Pattern



Figure 1. PCB Metal Land Pattern (Top View)

PCB Solder Mask Pattern

Liquid Photo-Imageable (LPI) solder mask is recommended. The solder mask footprint will match what is shown for the PCB Metal Land Pattern with a 3mil expansion to accommodate solder mask registration clearance around all pads. The center-grounding pad shall also have a solder mask clearance. Expansion of the pads to create solder mask clearance can be provided in the master data or requested from the PCB fabrication supplier.



Figure 2. PCB Solder Mask (Top View)

Thermal Pad and Via Design

The PCB metal land pattern has been designed with a thermal pad that matches the exposed die paddle size on the bottom of the device.

Thermal vias are required in the PCB layout to effectively conduct heat away from the package. The via pattern has been designed to address thermal, power dissipation and electrical requirements of the device as well as accommodating routing strategies.

The via pattern used for the RFMD qualification is based on thru-hole vias with 0.203mm to 0.330mm finished hole size on a 0.5mm to 1.2mm grid pattern with 0.025mm plating on via walls. If micro vias are used in a design, it is suggested that the quantity of vias be increased by a 4:1 ratio to achieve similar results.