

R7F0C903-908

RENESAS MCU

R01DS0237EJ0100 Rev.1.00 Jun 05, 2014

True Low Power Platform (as low as 66 μ A/MHz, and 0.57 μ A for LVD), 1.6 V to 5.5 V operation, 16 to 48 Kbyte Flash, 31 DMIPS at 24 MHz, for General Purpose Applications

1. OUTLINE

1.1 Features

Ultra-Low Power Technology

- 1.6 V to 5.5 V operation from a single supply
- Stop (RAM retained): 0.23 μ A, (LVD enabled): 0.31 μ A
- Halt (LVD): 0.57 μA
- Snooze: 0.70 mA (UART), 1.20 mA (ADC)
- Operating: 66 μA/MHz

16-bit RL78 CPU Core

- Delivers 31 DMIPS at maximum operating frequency of 24 MHz
- Instruction Execution: 86% of instructions can be executed in 1 to 2 clock cycles
- CISC Architecture (Harvard) with 3-stage pipeline
- Multiply Signed & Unsigned: 16 x 16 to 32-bit result in 1 clock cycle
- MAC: 16 x 16 to 32-bit result in 2 clock cycles
- 16-bit barrel shifter for shift & rotate in 1 clock cycle
- 1-wire on-chip debug function

Main Flash Memory

- Density: 16 KB to 48 KB
- Block size: 1 KB
- On-chip single voltage flash memory with protection from block erase/writing
- Self-programming with secure boot swap function and flash shield window function

Data Flash Memory

- Data Flash with background operation
- Data flash size: 2 KB size option or none
- Erase Cycles: 1 Million (typ.)
- Erase/programming voltage: 1.8 V to 5.5 V

RΔM

- 2 KB or 3 KB size options
- Supports operands or instructions
- Back-up retention in all modes

High-speed On-chip Oscillator

- 24 MHz with +/- 1% accuracy over voltage (1.8 V to 5.5 V) and temperature (-20 °C to 85 °C)
- Pre-configured settings: 24 MHz, 16 MHz, 12 MHz, 8 MHz, 6 MHz, 4 MHz, 3 MHz, 2 MHz, and 1 MHz

Reset and Supply Management

- Power-on reset (POR) monitor/generator
- Low voltage detection (LVD) with 14 setting options (Interrupt and/or reset function)

Data Memory Access (DMA) Controller

- 2 channels
- Transfer unit: 8- or 16-bit

Multiple Communication Interfaces

- 1 x I2C multi-master
- Up to 3 x CSI/UART/Simple IIC

Extended-Function Timers

- Multi-function 16-bit timers: Up to 8 channels
- Interval Timer: 12-bit, 1 channel
- 15 kHz watchdog timer: 1 channel (window function)

Rich Analog

- \bullet ADC: Up to 8 channels, 10-bit resolution, 2.1 μ s conversion time
- Supports 1.6 V
- Internal voltage reference (1.45 V)

Safety Features (IEC or UL 60730 compliance)

- Flash memory CRC calculation
- RAM parity error checkRAM write protection
- SFR write protection
- Illegal memory access detection
- Clock stop/ frequency detection
- ADC self-test

General Purpose I/O

- 5V tolerant, high-current (up to 20 mA per pin)
- Open-Drain, Internal Pull-up support
- Different potential interface support: Can connect to a 1.8/2.5/3 V device

Operating Ambient Temperature

• Standard: -40 °C to +85 °C

Package Type and Pin Count

32-pin LQFP (7 x 7 mm, 0.8 mm pitch)

O ROM, RAM capacities

Flash ROM	Data flash	RAM	R7F0C903-908	
			32 pins	
48 KB	2 KB	3 KB	R7F0C908B2	
	_	3 KB	R7F0C905B2	
32 KB	2 KB	2 KB	R7F0C907B2	
	-	ZIND	R7F0C904B2	
16 KB	2 KB	2 KB	R7F0C906B2	
	_	ZIND	R7F0C903B2	

1.2 List of Part Numbers

Figure 1-1. Part Number, Memory Size, and Package of R7F0C903-908




Table 1-1. List of Ordering Part Numbers


Pin count	Package	Flash ROM	Data flash	RAM	Packaging specification and environmental compliance	Ordering part number
32 pins	32-pin	48 KB	2 KB	3 KB	Tray and lead-free (pure Sn)	R7F0C908B2DFP-C#AA0
	LQFP				Embossed tape and lead-free (pure Sn)	R7F0C908B2DFP-C#HA0
	(7 × 7		32 KB		Tray and lead-free (pure Sn)	R7F0C907B2DFP-C#AA0
mm,					Embossed tape and lead-free (pure Sn)	R7F0C907B2DFP-C#HA0
	0.8 mm	16 KB		Tray and lead-free (pure Sn)	R7F0C906B2DFP-C#AA0	
pitch)				Embossed tape and lead-free (pure Sn)	R7F0C906B2DFP-C#HA0	
		48 KB -		3 KB	Tray and lead-free (pure Sn)	R7F0C905B2DFP-C#AA0
					Embossed tape and lead-free (pure Sn)	R7F0C905B2DFP-C#HA0
	32 KB	2 KB	Tray and lead-free (pure Sn)	R7F0C904B2DFP-C#AA0		
					Embossed tape and lead-free (pure Sn)	R7F0C904B2DFP-C#HA0
		16 KB			Tray and lead-free (pure Sn)	R7F0C903B2DFP-C#AA0
					Embossed tape and lead-free (pure Sn)	R7F0C903B2DFP-C#HA0

Note For the fields of application, refer to Figure 1-1 Part Number, Memory Size, and Package of R7F0C903-908

Caution The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.

1.3 Pin Configuration (Top View)

• 32-pin LQFP (7 × 7 mm, 0.8 mm pitch)



Caution Connect the REGC pin to Vss via a capacitor (0.47 to 1 μ F).

Remarks 1. For pin identification, see 1.4 Pin Identification.

- 2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR) in the RL78/G13 User's Manual Hardware.
- 3. It is recommended to connect an exposed die pad to $V_{\mbox{\scriptsize ss.}}$

1.4 Pin Identification

ANI0 to ANI3, REGC: Regulator capacitance RESET: ANI16 to ANI19: Analog input Reset AVREFM: A/D converter reference RxD0 to RxD2: Receive data SCK00, SCK11, SCK20: Serial clock input/output potential (- side) input AVREFP: A/D converter reference SCL00, SCL11, SCL20: Serial clock output potential (+ side) input SDA00, SDA11, SDA20: Serial data input/output EXCLK: External clock input (Main SI00, SI11, SI20: Serial data input system clock) SO00, SO11, SO20: Serial data output Timer input INTP0 to INTP5: Interrupt request from TI00 to TI07: peripheral TO00 to TO07: Timer output P00, P01: Port 0 TOOL0: Data input/output for tool P10 to P17: Port 1 TOOLRXD, TOOLTXD: Data input/output for external device P20 to P23: Port 2 TxD0 to TxD2: Transmit data P30, P31: Port 3 VDD: Power supply P40: Port 4 Vss: Ground P50, P51: Port 5 X1, X2: Crystal oscillator (main system clock) P60 to P62: Port 6 P70: Port 7 P120 to P122: Port 12

P137:

P147:


Port 13

Port 14

output/buzzer output

PCLBUZ0, PCLBUZ1: Programmable clock

1.5 Block Diagram



Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR) in the RL78/G13 User's Manual Hardware.

1.6 Outline of Functions

Caution This outline describes the functions at the time when Peripheral I/O redirection register (PIOR) is set to 00H.

(1/2)

	lkana		(1/2		
Item		32-pin			
		R7F0C906/7/8 R7F0C903/4/5			
Code flash memory (KB)		16 to 48			
Data flash memory (KB)		2	<u> </u>		
RAM (KB)		2 or 3			
Address space		1 MB			
Main system clock	High-speed system clock	X1 (crystal/ceramic) oscillation, external main system clock input (EXCLK) 1 to 20 MHz: V_{DD} = 2.7 to 5.5 V, 1 to 8 MHz: V_{DD} = 1.8 to 2.7 V, 1 to 4 MHz: V_{DD} = 1.6 to 1.8 V			
	High-speed on-chip oscillator	HS (High-speed main) mode: 1 to 24 MHz (V _{DD} = 2.7 to 5.5 V), HS (High-speed main) mode: 1 to 16 MHz (V _{DD} = 2.4 to 5.5 V), LS (Low-speed main) mode: 1 to 8 MHz (V _{DD} = 1.8 to 5.5 V), LV (Low-voltage main) mode: 1 to 4 MHz (V _{DD} = 1.6 to 5.5 V)			
Subsystem clo	ck	_			
Low-speed on-chip oscillator		15 kHz (TYP.)			
General-purpos	se registers	(8-bit register × 8) × 4 banks			
Minimum instru	action execution time	0.04167 μs (24 MHz operation)			
		0.05 μ s (High-speed system clock: f _{MX} = 20 MHz operation)			
Instruction set		 Data transfer (8/16 bits) Adder and subtractor/logical operation (8/16 bits) Multiplication (8 bits × 8 bits) Rotate, barrel shift, and bit manipulation (Set, reset, test, and Boolean operation), etc. 			
I/O port	Total	28			
	CMOS I/O	22 (N-ch O.D. I/O [VDD withstand voltage]: 9)			
	CMOS input	3			
	CMOS output	-			
	N-ch O.D. I/O (withstand voltage: 6 V)	3			
Timer	16-bit timer	8 channels			
	Watchdog timer	1 channel			
	Real-time clock (RTC)	_			
	12-bit interval timer (IT)	1 channel			
	Timer output	4 channels (PWM outputs: 3 Note 1),			
		8 channels (PWM outputs: 7 Note 1) Note 2			
	RTC output	-			

Notes 1. The number of PWM outputs varies depending on the setting of channels in use (the number of masters and slaves). (6.9.3 Operation as multiple PWM output function in the RL78/G13 User's Manual Hardware)

2. When setting to PIOR0 = 1

(2/2)

		1		(2/2)
Item		32-pin		
		R7F0C90	06/7/8	R7F0C903/4/5
Clock output/buzzer output				2
		• 2.44 kHz, 4.88 kHz, 9.76 kHz, 1.25 MHz, 2.5 MHz, 5 MHz, 10 MHz (Main system clock: f _{MAIN} = 20 MHz operation)		
8/10-bit resolution A/D converter		8 channels		
Serial interface		CSI: 1 channel/simplified I ² C: 1 channel/UART: 1 channel CSI: 1 channel/simplified I ² C: 1 channel/UART: 1 channel CSI: 1 channel/simplified I ² C: 1 channel/UART: 1 channel		
	I ² C bus	1 channel		
Multiplier and divider/multiply- accumulator		 16 bits × 16 bits = 32 bits (Unsigned or signed) 32 bits ÷ 32 bits = 32 bits (Unsigned) 16 bits × 16 bits + 32 bits = 32 bits (Unsigned or signed) 		
DMA controller		2 channels		
Vectored interrupt sources	Internal	26		
	External	6		
Key interrupt				_
Reset		Reset by RESET pin Internal reset by watchdog timer Internal reset by power-on-reset Internal reset by voltage detector Internal reset by illegal instruction execution Note Internal reset by RAM parity error Internal reset by illegal-memory access		
Power-on-reset circuit		Power-on-reset: Power-down-reset:	1.51 V (TYP.) 1.50 V (TYP.)	
Voltage detector		Rising edge: Falling edge:	1.67 V to 4.06 V (1.63 V to 3.98 V (<u> </u>
On-chip debug function		Provided		-
Power supply voltage		V _{DD} = 1.6 to 5.5 V		
Operating ambient temperature		T _A = -40 to +85°C (2D: Consumer applications)		

Note The illegal instruction is generated when instruction code FFH is executed.

Reset by the illegal instruction execution not issued by emulation with the in-circuit emulator or on-chip debug emulator.

R7F0C903-908 2. PIN FUNCTIONS

2. PIN FUNCTIONS

Refer to 32-pin of CHAPTER 2 PIN FUNCTIONS in the RL78/G13 User's Manual Hardware.



3. CPU ARCHITECTURE

3.1 Memory Space

Products in the R7F0C903-908 can access a 48 KB address space. Figures 3-1 to 3-3 show the memory maps.




Figure 3-1. Memory Map (R7F0C903, R7F0C906)

Notes 1. Do not allocate RAM addresses which are used as a stack area, a data buffer, a branch destination of vector interrupt processing, and a DMA transfer destination/transfer source to the area FFE20H to FFEDFH when performing self-programming and rewriting the data flash memory.

- 2. Instructions can be executed from the RAM area excluding the general-purpose register area.
- **3.** When boot swap is not used: Set the option bytes to 000C0H to 000C3H, and the on-chip debug security IDs to 000C4H to 000CDH.

When boot swap is used: Set the option bytes to 000C0H to 000C3H and 010C0H to 010C3H, and the on-chip debug security IDs to 000C4H to 000CDH and 010C4H to 010CDH.

- 4. Writing boot cluster 0 can be prohibited depending on the setting of security (see 25.7 Security Setting in the RL78/G13 User's Manual Hardware).
- 5. The areas are reserved in the R7F0C903.

(Caution is listed on the next page.)



R7F0C903-908 3. CPU ARCHITECTURE

Caution

While RAM parity error resets are enabled (RPERDIS = 0), be sure to initialize RAM areas where data access is to proceed and the RAM area + 10 bytes when instructions are fetched from RAM areas, respectively.

Reset signal generation sets RAM parity error resets to enabled (RPERDIS = 0). For details, see 22.3.3 RAM parity error detection function in the RL78/G13 User's Manual Hardware.



R7F0C903-908 3. CPU ARCHITECTURE




Figure 3-2. Memory Map (R7F0C904, R7F0C907)

- **Notes 1.** Do not allocate RAM addresses which are used as a stack area, a data buffer, a branch destination of vector interrupt processing, and a DMA transfer destination/transfer source to the area FFE20H to FFEDFH when performing self-programming and rewriting the data flash memory.
 - 2. Instructions can be executed from the RAM area excluding the general-purpose register area.
 - **3.** When boot swap is not used: Set the option bytes to 000C0H to 000C3H, and the on-chip debug security IDs to 000C4H to 000CDH.
 - When boot swap is used: Set the option bytes to 000C0H to 000C3H and 010C0H to 010C3H, and the on-chip debug security IDs to 000C4H to 000CDH and 010C4H to 010CDH.
 - 4. Writing boot cluster 0 can be prohibited depending on the setting of security (see 25.7 Security Setting in the RL78/G13 User's Manual Hardware).
 - 5. The areas are reserved in the R7F0C904.

Caution While RAM parity error resets are enabled (RPERDIS = 0), be sure to initialize RAM areas where data access is to proceed and the RAM area + 10 bytes when instructions are fetched from RAM areas, respectively.

Reset signal generation sets RAM parity error resets to enabled (RPERDIS = 0). For details, see 22.3.3 RAM parity error detection function in the RL78/G13 User's Manual Hardware.

R7F0C903-908 3. CPU ARCHITECTURE




Figure 3-3. Memory Map (R7F0C905, R7F0C908)

- **Notes 1.** Do not allocate RAM addresses which are used as a stack area, a data buffer, a branch destination of vector interrupt processing, and a DMA transfer destination/transfer source to the area FFE20H to FFEDFH when performing self-programming and rewriting the data flash memory. Also, use of the area FF300H to FF309H is prohibited, because this area is used for each library.
 - 2. Instructions can be executed from the RAM area excluding the general-purpose register area.
 - 3. When boot swap is not used: Set the option bytes to 000C0H to 000C3H, and the on-chip debug security IDs to 000C4H to 000CDH.

When boot swap is used: Set the option bytes to 000C0H to 000C3H and 010C0H to 010C3H, and the on-chip debug security IDs to 000C4H to 000CDH and 010C4H to 010CDH.

- Writing boot cluster 0 can be prohibited depending on the setting of security (see 25.7 Security Setting in the RL78/G13 User's Manual Hardware).
- 5. The areas are reserved in the R7F0C905.

Caution While RAM parity error resets are enabled (RPERDIS = 0), be sure to initialize RAM areas where data access is to proceed and the RAM area + 10 bytes when instructions are fetched from RAM areas, respectively.

Reset signal generation sets RAM parity error resets to enabled (RPERDIS = 0). For details, see 22.3.3 RAM parity error detection function in the RL78/G13 User's Manual Hardware.



R7F0C903-908 4. PORT FUNCTIONS

4. PORT FUNCTIONS

Refer to 32-pin of CHAPTER 4 PORT FUNCTIONS in the RL78/G13 User's Manual Hardware.



R7F0C903-908 5. CLOCK GENERATOR

5. CLOCK GENERATOR

Refer to 32-pin of CHAPTER 5 CLOCK GENERATOR in the RL78/G13 User's Manual Hardware.

However, R7F0C903-908 does not have RTC related function and 32 MHz capability.



R7F0C903-908 6. TIMER ARRAY UNIT

6. TIMER ARRAY UNIT

Refer to 32-pin of CHAPTER 6 TIMER ARRAY UNIT in the RL78/G13 User's Manual Hardware.

However, R7F0C903-908 does not have 32 MHz capability.



7. 12-BIT INTERVAL TIMER

Refer to CHAPTER 8 12-BIT INTERVAL TIMER in the RL78/G13 User's Manual Hardware.



8. CLOCK OUTPUT/BUZZER OUTPUT CONTROLLER

Refer to CHAPTER 9 CLOCK OUTPUT/BUZZER OUTPUT CONTROLLER in the RL78/G13 User's Manual Hardware.

However, R7F0C903-908 does not have 32 MHz capability.



R7F0C903-908 9. WATCHDOG TIMER

9. WATCHDOG TIMER

Refer to CHAPTER 10 WATCHDOG TIMER in the RL78/G13 User's Manual Hardware.



R7F0C903-908 10. A/D CONVERTER

10. A/D CONVERTER

Refer to CHAPTER 11 A/D CONVERTER in the RL78/G13 User's Manual Hardware.

However, R7F0C903-908 does not have INTRTC, temperature sensor and 32 MHz capability.



11. SERIAL ARRAY UNIT

Refer to 32-pin of CHAPTER 12 SERIAL ARRAY UNIT in the RL78/G13 User's Manual Hardware.

However, R7F0C903-908 does not have 32 MHz capability.



12. SERIAL INTERFACE IICA

Refer to CHAPTER 13 SERIAL INTERFACE IICA in the RL78/G13 User's Manual Hardware



13. MULTIPLIER AND DIVIDER/MULTIPLY-ACCUMULATOR

Refer to CHAPTER 14 MULTIPLIER AND DIVIDER/MULTIPLY-ACCUMULATOR in the RL78/G13 User's Manual Hardware



R7F0C903-908 14. DMA CONTROLLER

14. DMA CONTROLLER

Refer to CHAPTER 15 DMA CONTROLLER in the RL78/G13 User's Manual Hardware



15. INTERRUPT FUNCTIONS

Refer to 32-pin of 16 INTERRUPT FUNCTIONS in the RL78/G13 User's Manual Hardware.

However, R7F0C903-908 does not have RTC related interrupt source.



16. STANDBY FUNCTION

Refer to CHAPTER 18 STANDBY FUNCTION in the RL78/G13 User's Manual Hardware.



R7F0C903-908 17. RESET FUNCTION

17. RESET FUNCTION

Refer to CHAPTER 19 RESET FUNCTION in the RL78/G13 User's Manual Hardware.



18. POWER-ON-RESET CIRCUIT

Refer to CHAPTER 20 POWER-ON-RESET CIRCUIT in the RL78/G13 User's Manual Hardware.



19. VOLTAGE DETECTOR

Refer to CHAPTER 21 VOLTAGE DETECTOR in the RL78/G13 User's Manual Hardware.



20. SAFETY FUNCTIONS

Refer to CHAPTER 22 SAFETY FUNCTIONS in the RL78/G13 User's Manual Hardware.

However, R7F0C903-908 does not have 32 MHz capability.



R7F0C903-908 21. REGULATOR

21. REGULATOR

Refer to CHAPTER 23 REGULATOR in the RL78/G13 User's Manual Hardware.



R7F0C903-908 22 OPTION BYTE

22. OPTION BYTE

Refer to CHAPTER 24 OPTION BYTE in the RL78/G13 User's Manual Hardware.

However, R7F0C903-908 does not have 32 MHz capability.



R7F0C903-908 23 FLASH MEMORY

23. FLASH MEMORY

Refer to 32-pin of CHAPTER 25 FLASH MEMORY in the RL78/G13 User's Manual Hardware.

However, R7F0C903-908 does not have 32 MHz capability.

Table 23-1. Example of Signature Data

Field name	Description	Number of transmit data	Data (hexadecimal)
Device code	RL78 protocol A	3 bytes	10
			00
			06
Device name	R7F0C908	10 bytes	52 = "R"
			37 = "7"
			46 = "F"
			30 = "0"
			43 = "C"
			39 = "9"
			30 = "0"
			38 = "8"
			20 = " "
			20 = " "
Code flash memory area last address	Code flash memory area	3 bytes	FF
	00000H to 0BFFFH (48 KB)		BF
			00
Data flash memory area last address	Data flash memory area	3 bytes	FF
	F1000H to F17FFH (2 KB)		17
			0F
Firmware version	Ver.1.23	3 bytes	01
			02
			03

24. ON-CHIP DEBUG FUNCTION

Refer to CHAPTER 26 ON-CHIP DEBUG FUNCTION in the RL78/G13 User's Manual Hardware.



25. BCD CORRECTION CIRCUIT

Refer to CHAPTER 27 BCD CORRECTION CIRCUIT in the RL78/G13 User's Manual Hardware.



R7F0C903-908 26 INSTRUCTION SET

26. INSTRUCTION SET

Refer to CHAPTER 28 INSTRUCTION SET in the RL78/G13 User's Manual Hardware.



27. ELECTRICAL SPECIFICATIONS (TA = -40 to +85°C)

- Cautions 1. The RL78 microcontrollers have an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. Renesas Electronics is not liable for problems occurring when the on-chip debug function is used.
 - 2. The pins mounted depend on the product. Refer to 2.1 Port Function to 2.2.1 With functions for each product in the RL78/G13 User's Manual Hardware.



27.1 Absolute Maximum Ratings

Absolute Maximum Ratings ($T_A = 25$ °C) (1/2)

Parameter	Symbols	Conditions	Ratings	Unit
Supply voltage	V _{DD}		-0.5 to +6.5	٧
REGC pin input voltage	VIREGC	REGC	-0.3 to +2.8 and -0.3 to V _{DD} +0.3 ^{Note 1}	٧
Input voltage	VII	P00, P01, P10 to P17, P30, P31, P40, P50, P51, P70, P120, P147	-0.3 to V _{DD} +0.3 ^{Note 2}	٧
	V _{I2}	P60 to P62 (N-ch open-drain)	-0.3 to +6.5	٧
	Vıз	P20 to P23, P121, P122, P137, EXCLK, RESET	-0.3 to V _{DD} +0.3 ^{Note 2}	٧
Output voltage	Vo ₁	P00, P01, P10 to P17, P30, P31, P40, P50, P51, P60 to P62, P70, P120, P147	-0.3 to V _{DD} +0.3 ^{Note 2}	٧
	V ₀₂	P20 to P23	-0.3 to V _{DD} +0.3 Note 2	V
Analog input voltage	VAI1	ANI16 to ANI19	-0.3 to V _{DD} +0.3 and -0.3 to AV _{REF} (+) +0.3 ^{Notes 2, 3}	٧
	V _{Al2}	ANI0 to ANI3	-0.3 to V _{DD} +0.3 and -0.3 to AV _{REF} (+) +0.3 ^{Notes 2, 3}	٧

- **Notes 1.** Connect the REGC pin to Vss via a capacitor (0.47 to 1 μ F). This value regulates the absolute maximum rating of the REGC pin. Do not use this pin with voltage applied to it.
 - 2. Must be 6.5 V or lower.
 - 3. Do not exceed AVREF(+) + 0.3 V in case of A/D conversion target pin.

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

- **Remarks 1.** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.
 - **2.** AV_{REF}(+): + side reference voltage of the A/D converter.
 - $\textbf{3.} \quad V_{\text{SS}}: Reference \ voltage$

Absolute Maximum Ratings (TA = 25°C) (2/2)

Parameter	Symbols		Conditions	Ratings	Unit
Output current, high	Іон1	Per pin	P00, P01, P10 to P17, P30, P31, P40, P50, P51, P64 to P62, P70, P120, P147	-40	mA
		Total of all pins	P00, P01, P40, P120	-70	mA
		–170 mA	P10 to P17, P30, P31,P50, P51, P70, P147	-100	mA
	Iон ₂	Per pin	P20 to P23	-0.5	mA
		Total of all pins		-2	mA
Output current, low	lo _{L1}	Per pin	P00, P01, P10 to P17, P30, P31, P40, P50, P51, P60 to P62, P70, P120, P147	40	mA
		Total of all pins 170 mA	P00, P01, P40, P120	70	mA
			P10 to P17, P30, P31, P50, P51, P60 to P62, P70, P147	100	mA
	lo _{L2}	Per pin	P20 to P23	1	mA
		Total of all pins		5	mA
Operating ambient	Та	In normal operati	on mode	-40 to +85	°C
temperature		In flash memory	programming mode		
Storage temperature	Tstg			-65 to +150	°C

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

27.2 Oscillator Characteristics

27.2.1 X1 oscillator characteristics

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

Parameter	Resonator	Conditions	MIN.	TYP.	MAX.	Unit
X1 clock oscillation	Ceramic resonator/	$2.7~V \leq V_{DD} \leq 5.5~V$	1.0		20.0	MHz
frequency (fx) ^{Note}	crystal resonator	$2.4~V \leq V_{DD} < 2.7~V$	1.0		16.0	MHz
		$1.8~V \leq V_{DD} < 2.4~V$	1.0		8.0	MHz
		$1.6~V \leq V_{DD} < 1.8~V$	1.0		4.0	MHz

Note Indicates only permissible oscillator frequency ranges. Refer to AC Characteristics for instruction execution time. Request evaluation by the manufacturer of the oscillator circuit mounted on a board to check the oscillator characteristics.

Caution Since the CPU is started by the high-speed on-chip oscillator clock after a reset release, check the X1 clock oscillation stabilization time using the oscillation stabilization time counter status register (OSTC) by the user. Determine the oscillation stabilization time of the OSTC register and the oscillation stabilization time select register (OSTS) after sufficiently evaluating the oscillation stabilization time with the resonator to be used.

Remark When using the X1 oscillator, refer to **5.4 System Clock Oscillator in the RL78/G13 User's Manual** Hardware.

27.2.2 On-chip oscillator characteristics

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

Oscillators	Parameters		MIN.	TYP.	MAX.	Unit	
High-speed on-chip oscillator clock frequency Notes 1, 2	fін			1		24	MHz
High-speed on-chip oscillator		–20 to +85 °C	$1.8~V \leq V_{\text{DD}} \leq 5.5~V$	-1.0		+1.0	%
clock frequency accuracy			$1.6 \text{ V} \le \text{V}_{\text{DD}} < 1.8 \text{ V}$	-5.0		+5.0	%
		–40 to −20 °C	$1.8~V \leq V_{\text{DD}} \leq 5.5~V$	-1.5		+1.5	%
			$1.6 \text{ V} \le \text{V}_{\text{DD}} < 1.8 \text{ V}$	-5.5		+5.5	%
Low-speed on-chip oscillator clock frequency	fıL				15		kHz
Low-speed on-chip oscillator clock frequency accuracy				-15		+15	%

Notes 1. High-speed on-chip oscillator frequency is selected by bits 0 to 3 of option byte (000C2H/010C2H) and bits 0 to 2 of HOCODIV register.

2. This indicates the oscillator characteristics only. Refer to AC Characteristics for instruction execution time.

27.3 DC Characteristics

27.3.1 Pin characteristics

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V}) (1/5)$

Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output current, high ^{Note 1}	Іон1	Per pin for P00, 01 P10 to P17, P30, P31, P40, P50, P51, P70, P120, P147	$1.6~V \le V_{DD} \le 5.5~V$			-10.0 Note 2	mA
		Total of P00, P01, P40, P120	$4.0~V \leq V_{DD} \leq 5.5~V$			-28.0	mA
		(When duty ≤ 70% Note 3)	$2.7 \text{ V} \le \text{V}_{DD} < 4.0 \text{ V}$			-10.0	mA
			$1.8~V \leq V_{DD} < 2.7~V$			-5.0	mA
			$1.6 \text{ V} \le \text{V}_{\text{DD}} < 1.8 \text{ V}$			-2.5	mA
		Total of P10 to P17, P30, P31, P50, P51, P70, P147 $(\text{When duty} \leq 70\%^{\text{Note 3}})$	$4.0~V \leq V_{DD} \leq 5.5~V$			-80.0	mA
			$2.7~V \leq V_{DD} < 4.0~V$			-19.0	mA
			$1.8~V \leq V_{DD} < 2.7~V$			-10.0	mA
			$1.6 \text{ V} \le \text{V}_{\text{DD}} < 1.8 \text{ V}$			-5.0	mA
		Total of all pins (When duty ≤ 70% Note 3)	$1.6~V \le V_{DD} \le 5.5~V$			-108.0	mA
	І он2	Per pin for P20 to P23	$1.6~V \leq V_{DD} \leq 5.5~V$			-0.1 Note 2	mA
		Total of all pins (When duty ≤ 70% Note 3)	$1.6~V \le V_{DD} \le 5.5~V$			-0.3	mA

- **Notes 1**. Value of current at which the device operation is guaranteed even if the current flows from the V_{DD} pin to an output pin.
 - 2. However, do not exceed the total current value.
 - **3.** Specification under conditions where the duty factor \leq 70%.

The output current value that has changed to the duty factor > 70% the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).

- Total output current of pins = $(Ioh \times 0.7)/(n \times 0.01)$
- <Example> Where n = 80% and IoH = -10.0 mA

Total output current of pins = $(-10.0 \times 0.7)/(80 \times 0.01) \cong -8.7$ mA

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

Caution P00, P10 to P15, P17 and, P50 do not output high level in N-ch open-drain mode.



 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V}) (2/5)$

Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output current, low ^{Note 1}	lo _{L1}	Per pin for P00, P01, P10 to P17, P30, P31, P40, P50, P51, P70, P120, P147				20.0 Note 2	mA
		Per pin for P60 to P62				15.0 Note 2	mA
		Total of P00, P01, P40, P120	$4.0~V \leq V_{DD} \leq 5.5~V$			56.0	mA
		(When duty ≤ 70% Note 3)	$2.7~V \leq V_{DD} < 4.0~V$			15.0	mA
			$1.8~V \leq V_{DD} < 2.7~V$			9.0	mA
			$1.6~V \leq V_{DD} < 1.8~V$			4.5	mA
		P51, P60 to P62, P70, P147 (When duty ≤ 70% Note 3)	$4.0~V \leq V_{DD} \leq 5.5~V$			80.0	mA
			$2.7~V \leq V_{DD} < 4.0~V$			35.0	mA
			$1.8~V \leq V_{DD} < 2.7~V$			20.0	mA
			$1.6~V \le V_{DD} < 1.8~V$			10.0	mA
		Total of all pins (When duty ≤ 70% Note 3)				136.0	mA
	lo _{L2}	Per pin for P20 to P23				0.4 Note 2	mA
		Total of all pins (When duty ≤ 70% ^{Note 3})	$1.6~V \leq V_{\text{DD}} \leq 5.5~V$			1.2	mA

- **Notes 1**. Value of current at which the device operation is guaranteed even if the current flows from an output pin to the Vss pin.
 - 2. However, do not exceed the total current value.
 - **3.** Specification under conditions where the duty factor $\leq 70\%$.

The output current value that has changed to the duty factor > 70% the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).

- Total output current of pins = $(lol \times 0.7)/(n \times 0.01)$
- <Example> Where n = 80% and lol = 10.0 mA

Total output current of pins = $(10.0 \times 0.7)/(80 \times 0.01) \approx 8.7 \text{ mA}$

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V}) (3/5)$

Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Input voltage, high	V _{IH1}	P00, P01, P10 to P17, P30, P31, P40 to P47, P50, P51, P70, P120, P147	Normal input buffer	0.8V _{DD}		V _{DD}	٧
	V _{IH2}	P01, P10, P11, P13 to P17	TTL input buffer $4.0 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}$	2.2		V _{DD}	V
			TTL input buffer $3.3 \text{ V} \leq \text{V}_{DD} < 4.0 \text{ V}$	2.0		V _{DD}	٧
			TTL input buffer $1.6~V \leq V_{DD} < 3.3~V$	1.5		V _{DD}	V
	V _{IH3}	P20 to P23		0.7V _{DD}		V _{DD}	V
	V _{IH4}	P60 to P62		0.7V _{DD}		6.0	٧
	V _{IH5}	P137, EXCLK, RESET	0.8V _{DD}		V _{DD}	٧	
Input voltage, low	VIL1	P00, P01, P10 to P17, P30, P31, P40, P50, P51, P70, P120, P147	0		0.2V _{DD}	V	
	V _{IL2}	P01, P10, P11, P13 to P17	TTL input buffer $4.0 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}$	0		0.8	V
			TTL input buffer $3.3 \text{ V} \leq \text{V}_{DD} < 4.0 \text{ V}$	0		0.5	٧
			TTL input buffer $1.6~V \leq V_{DD} < 3.3~V$	0		0.32	V
	V _{IL3}	P20 to P23		0		0.3V _{DD}	V
	VIL4	P60 to P62		0		0.3V _{DD}	V
	V _{IL5}	P137, EXCLK, RESET		0		0.2V _{DD}	٧

Caution The maximum value of V_{IH} of pins P00, P10 to P15 and P17 is V_{DD}, even in the N-ch open-drain mode.

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V}) (4/5)$

Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output voltage, high	V _{OH1}	P00, P01, P10 to P17, P30, P31, P40, P50, P51, P120, P147	$4.0 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V},$ $I_{OH1} = -10.0 \text{ mA}$	V _{DD} – 1.5			V
			$4.0 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V},$ $I_{\text{OH1}} = -3.0 \text{ mA}$	V _{DD} - 0.7			٧
			$2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V},$ $I_{OH1} = -2.0 \text{ mA}$	V _{DD} - 0.6			٧
			$1.8 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V},$ $I_{\text{OH1}} = -1.5 \text{ mA}$	V _{DD} - 0.5			V
			$1.6 \text{ V} \le \text{V}_{DD} < 5.5 \text{ V},$ $I_{OH1} = -1.0 \text{ mA}$	V _{DD} - 0.5			٧
	V _{OH2}	P20 to P23	1.6 V \leq V _{DD} \leq 5.5 V, I _{OH2} = -100 μ A	V _{DD} - 0.5			>
Output voltage, low	V _{OL1}	P00, P01, P10 to P17, P30, P31, P40, P50, P51, P70, P120, P147	$4.0~V \leq V_{DD} \leq 5.5~V,$ $I_{OL1} = 20~mA$			1.3	>
			$4.0~V \leq V_{DD} \leq 5.5~V,$ $I_{OL1} = 8.5~mA$			0.7	٧
			$2.7~V \leq V_{DD} \leq 5.5~V,$ $I_{OL1} = 3.0~mA$			0.6	٧
			$2.7~V \leq V_{DD} \leq 5.5~V,$ $I_{OL1} = 1.5~mA$			0.4	٧
			$1.8~V \le V_{DD} \le 5.5~V,$ $I_{OL1} = 0.6~mA$			0.4	V
			$1.6 \text{ V} \le \text{V}_{DD} < 5.5 \text{ V},$ $I_{OL1} = 0.3 \text{ mA}$			0.4	V
	V _{OL2}	P20 to P23,	1.6 V \leq V _{DD} \leq 5.5 V, I _{OL2} = 400 μ A			0.4	V
	Vol3	P60 to P62	$4.0 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V},$ Iol3 = 15.0 mA			2.0	V
			$4.0 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V},$ $1_{\text{OL3}} = 5.0 \text{ mA}$			0.4	V
			$2.7 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V},$ $\text{Io}_{\text{L3}} = 3.0 \text{ mA}$			0.4	٧
			$1.8 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V},$ $\text{Iol3} = 2.0 \text{ mA}$			0.4	٧
			$1.6 \text{ V} \leq \text{V}_{DD} < 5.5 \text{ V},$ $I_{OL3} = 1.0 \text{ mA}$			0.4	٧

Caution P00, P10 to P15, P17 and P50 do not output high level in N-ch open-drain mode.

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V}) (5/5)$

Items	Symbol	Condition	ns		MIN.	TYP.	MAX.	Unit
Input leakage current, high	Ішн1	P00, P01, P10 to P17, P30, P31, P40, P50, P51, P60 to P62, P70, P120, P147	$V_{I} = V_{DD}$				1	μΑ
	I _{LIH2}	P20 to P23, P137, RESET	$V_{\text{I}} = V_{\text{DD}}$				1	μΑ
	Ішнз	X1, X2, EXCLK	$V_{I} = V_{DD}$	In input port or external clock input			1	μΑ
				In resonator connection			10	μΑ
Input leakage current, low	ILIL1	P00, P01, P10 to P17, P30, P31, P40, P50, P51, P60 to P62, P70, P120, P147	Vi = Vss				-1	μΑ
	ILIL2	P20 to P23, P137, RESET	Vı = Vss				-1	μΑ
	ILIL3	ILIL3 X1, X2, EXCLK		In input port or external clock input			-1	μΑ
				In resonator connection			-10	μΑ
On-chip pll-up resistance	Ru	P00, P01, P10 to P17, P30, P31, P40, P50, P51, P70, P120, P147	V _I = V _{SS} , In input port		10	20	100	kΩ

27.3.2 Supply current characteristics

Parameter	Symbol			Conditions			MIN.	TYP.	MAX.	Unit
Supply	I _{DD1}	Operating	HS (high-	fin = 24 MHz ^{Note 3}	Nomal	V _{DD} = 5.0 V		3.7	5.5	mA
current Note 1		mode	speed main) mode Note 5		operation	V _{DD} = 3.0 V		3.7	5.5	mA
			mode	fin = 16 MHz ^{Note 3}	Normal	V _{DD} = 5.0 V		2.7	4.0	mA
					operation	V _{DD} = 3.0 V		2.7	4.0	mA
			LS (low-	fIH = 8 MHz Note 3	Normal	V _{DD} = 3.0 V		1.2	1.8	mA
			speed main) mode Note 5		operation	V _{DD} = 2.0 V		1.2	1.8	mA
			LV (low-	fin = 4 MHz Note 3	Normal	V _{DD} = 3.0 V		1.2	1.7	mA
			voltage main) mode		operation	V _{DD} = 2.0 V		1.2	1.7	mA
			HS (high-	$f_{MX} = 20 \text{ MHz}^{\text{Note 2}},$	Normal	Square wave input		3.0	4.6	mA
			speed main) mode Note 5	V _{DD} = 5.0 V	operation	Resonator connection		3.2	4.8	mA
				, , ,	Normal	Square wave input		3.0	4.6	mA
					operation	Resonator connection		3.2	4.8	mA
				$f_{MX} = 10 \text{ MHz}^{\text{Note 2}},$	Normal	Square wave input		1.9	2.7	mA
				V _{DD} = 5.0 V	operation	Resonator connection		1.9	2.7	mA
				$f_{MX} = 10 \text{ MHz}^{\text{Note 2}},$	Normal	Square wave input		1.9	2.7	mA
				V _{DD} = 3.0 V	operation	Resonator connection		1.9	2.7	mA
			LS (low-	$f_{MX} = 8 MHz^{Note 2}$	Normal	Square wave input		1.1	1.7	mA
		speed main) mode Note 5	eed main) $V_{DD} = 3.0 \text{ V}$	operation	Resonator connection		1.1	1.7	mA	
			f _{MX} = 8 MHz ^{Note 2} ,	Normal	Square wave input		1.1	1.7	mA	
				V _{DD} = 2.0 V	operation	Resonator connection		1.1	1.7	mA

- Notes 1. Total current flowing into VDD, including the input leakage current flowing when the level of the input pin is fixed to VDD or Vss. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
 - 2. When high-speed on-chip oscillator and subsystem clock are stopped.
 - 3. When high-speed system clock and subsystem clock are stopped.
 - **4.** When high-speed on-chip oscillator and high-speed system clock are stopped. When AMPHS1 = 1 (Ultra-low power consumption oscillation). However, not including the current flowing into 12-bit interval timer, and watchdog timer.
 - **5.** Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode: $2.7 \text{ V} \le V_{DD} \le 5.5 \text{ V} @ 1 \text{ MHz}$ to 24 MHz

 $2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V} @ 1 \text{ MHz to } 16 \text{ MHz}$

LS (low-speed main) mode: $1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}@1 \text{ MHz}$ to 8 MHz LV (low-voltage main) mode: $1.6 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}@1 \text{ MHz}$ to 4 MHz

Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)

- 2. fin: High-speed on-chip oscillator clock frequency
- 3. Except subsystem clock operation, temperature condition of the TYP. value is TA = 25°C



 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{ Vss} = 0 \text{ V}) (2/2)$

Parameter	Symbol			Conditions		MIN.	TYP.	MAX.	Unit
Supply	I _{DD2}	HALT	HS (high-	fih = 24 MHz Note 4	V _{DD} = 5.0 V		0.44	1.28	mA
current	Note 2	mode	speed main) mode Note 7		V _{DD} = 3.0 V		0.44	1.28	mA
				fih = 16 MHz Note 4	V _{DD} = 5.0 V		0.40	1.00	mA
					V _{DD} = 3.0 V		0.40	1.00	mA
			LS (low-	fih = 8 MHz Note 4	V _{DD} = 3.0 V		260	530	μА
			speed main) mode Note 7		V _{DD} = 2.0 V		260	530	μА
			LV (low-	fih = 4 MHz Note 4	V _{DD} = 3.0 V		420	640	μА
			voltage main) mode		V _{DD} = 2.0 V		420	640	μΑ
			HS (high- speed main) mode Note 7	fмх = 20 MHz ^{Note 3} ,	Square wave input		0.28	1.00	mA
				V _{DD} = 5.0 V	Resonator connection		0.45	1.17	mA
				$f_{MX} = 20 \text{ MHz}^{\text{Note 3}},$	Square wave input		0.28	1.00	mA
				V _{DD} = 3.0 V	Resonator connection		0.45	1.17	mA
				fmx = 10 MHz ^{Note 3} ,	Square wave input		0.19	0.60	mA
				V _{DD} = 5.0 V	Resonator connection		0.26	0.67	mA
				$f_{MX} = 10 \text{ MHz}^{Note 3},$	Square wave input		0.19	0.60	mA
				V _{DD} = 3.0 V	Resonator connection		0.26	0.67	mA
			LS (low-	fmx = 8 MHz ^{Note 3} ,	Square wave input		95	330	μΑ
			speed main) mode Note 7	V _{DD} = 3.0 V	Resonator connection		145	380	μА
			mode	$f_{MX} = 8 \text{ MHz}^{\text{Note 3}},$	Square wave input		95	330	μА
				V _{DD} = 2.0 V	Resonator connection		145	380	μА
	IDD3 ^{Note 6}	STOP	T _A = -40°C				0.18	0.50	μА
		mode ^{Note 8}	T _A = +25°C				0.23	0.50	μА
			T _A = +50°C				0.30	1.10	μА
			T _A = +70°C	$T_A = +70^{\circ}C$			0.46	1.90	μА
			T _A = +85°C				0.75	3.30	μΑ

Notes 1. Total current flowing into V_{DD}, including the input leakage current flowing when the level of the input pin is fixed to V_{DD} or V_{SS}. The values below the MAX. column include the peripheral operation current.

However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.

- 2. During HALT instruction execution by flash memory.
- 3. When high-speed on-chip oscillator and subsystem clock are stopped.
- 4. When high-speed system clock and subsystem clock are stopped.
- 5. When high-speed on-chip oscillator and high-speed system clock are stopped. When setting ultra-low current consumption (AMPHS1 = 1). However, not including the current flowing into the 12-bit interval timer and watchdog timer.
- 6. Not including the current flowing into 12-bit interval timer, and watchdog timer.
- **7.** Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode: $2.7 \text{ V} \le V_{DD} \le 5.5 \text{ V} @ 1 \text{ MHz}$ to 24 MHz

 $2.4~V \le V_{DD} \le 5.5~V @ 1~MHz$ to 16~MHz

LS (low-speed main) mode: $1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}@1 \text{ MHz}$ to 8 MHz LV (low-voltage main) mode: $1.6 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}@1 \text{ MHz}$ to 4 MHz

8. Regarding the value for current to operate the subsystem clock in STOP mode, refer to that in HALT mode.

(Remarks are listed on the next page.)



- Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
 - 2. fin: High-speed on-chip oscillator clock frequency
 - 3. Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is $T_A = 25^{\circ}C$



(1) Peripheral Functions

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
Low-speed on- chip oscillator operating current	IFIL ^{Note 1}				0.20		μΑ
12-bit interval timer operating current	I _{IT} Notes 1, 2, 4				0.02		μΑ
Watchdog timer operating current	WDT Notes 1, 2, 5	fil = 15 kHz			0.22		μΑ
A/D converter	IADC Notes 1, 6	When	Normal mode, $AV_{REFP} = V_{DD} = 5.0 \text{ V}$		1.3	1.7	mA
operating current		conversion at maximum speed	Low voltage mode, AVREFP = V_{DD} = 3.0 V		0.5	0.7	mA
A/D converter reference voltage current	IADREF Note 1				75.0		μА
LVD operating current	LVD Notes 1, 7				0.08		μΑ
Self- programming operating current	IFSP Notes 1, 9				2.50	12.20	mA
BGO operating current	IBGO Notes 1, 8				2.50	12.20	mA
SNOOZE	ISNOZ Note 1	ADC operation	The mode is performed Note 10		0.50	0.60	mA
operating current			The A/D conversion operations are performed, Low voltage mode, $AV_{REFP} = V_{DD} = 3.0 \text{ V}$		1.20	1.44	mA
		CSI/UART oper	ration		0.70	0.84	mA

Notes 1. Current flowing to VDD.

- 2. When high speed on-chip oscillator and high-speed system clock are stopped.
- 3. Current flowing only to the 12-bit interval timer (excluding the operating current of the low-speed on-chip ocsillator). The supply current of the RL78 microcontrollers is the sum of the values of either IDD1 or IDD2, and IIT, when the 12-bit interval timer operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, IFIL should be added.
- **4.** Current flowing only to the watchdog timer (including the operating current of the low-speed on-chip oscillator). The supply current of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and IWDT when the watchdog timer is in operation.
- **5.** Current flowing only to the A/D converter. The supply current of the RL78 microcontrollers is the sum of IDD1 or IDD2 and IADC when the A/D converter operates in an operation mode or the HALT mode.
- **6.** Current flowing only to the LVD circuit. The supply current of the RL78 microcontrollers is the sum of ldd, ldd or ldd and llvd when the LVD circuit is in operation.
- 7. Current flowing only during data flash rewrite.
- **8.** Current flowing only during self programming.
- 9. For shift time to the SNOOZE mode, see 18.3.3 SNOOZE mode in the RL78/G13 User's Manual Hardware.

Remarks 1. fil: Low-speed on-chip oscillator clock frequency

- 2. fclk: CPU/peripheral hardware clock frequency
- 3. Temperature condition of the TYP. value is $T_A = 25^{\circ}C$



27.4 AC Characteristics

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

Items	Symbol		Conditions	3	MIN.	TYP.	MAX.	Unit
Instruction cycle (minimum	Тсч	Main	HS (high-	$2.7 V \le V_{DD} \le 5.5 V$	0.03125		1	μS
instruction execution time)		system clock (fmain)	speed main) mode	$2.4 \text{ V} \le \text{V}_{DD} < 2.7 \text{ V}$	0.0625		1	μS
		operation	LS (low-speed main) mode	$1.8 V \le V_{DD} \le 5.5 V$	0.125		1	μs
			LV (low- voltage main) mode	1.6 V ≤ V _{DD} ≤ 5.5 V	0.25		1	μS
		In the self	HS (high-	$2.7 V \le V_{DD} \le 5.5 V$	0.03125		1	μS
		programming mode	mode	$2.4 \text{ V} \le \text{V}_{DD} < 2.7 \text{ V}$	0.0625		1	μS
			LS (low-speed main) mode	$1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}$	0.125		1	μS
			LV (low- voltage main) mode	1.8 V ≤ V _{DD} ≤ 5.5 V	0.25		1	μS
External system clock	fex	$2.7 \text{ V} \leq V_{DD} \leq$	≤ 5.5 V		1.0		20.0	MHz
frequency		$2.4 \text{ V} \leq V_{DD} < 0.4 \text{ V}$	< 2.7 V		1.0		16.0	MHz
		$1.8 \text{ V} \leq \text{V}_{DD} < 1.8 \text{ V}$	< 2.4 V		1.0		8.0	MHz
		1.6 V ≤ V _{DD} <	< 1.8 V		1.0		4.0	MHz
	fexs				32		35	kHz
External system clock input	texh, texl	$2.7 \text{ V} \leq \text{V}_{DD} \leq$	≤ 5.5 V		24			ns
high-level width, low-level width		$2.4 \text{ V} \leq \text{V}_{DD} < 1.4 \text{ V}$	< 2.7 V		30			ns
		1.8 V ≤ V _{DD} <	< 2.4 V		60			ns
		1.6 V ≤ V _{DD} <	< 1.8 V		120			ns
	texhs, texhs				13.7			μS
TI00 to TI07, TI10 to TI17 input high-level width, low-level width	tтін, tтіL				1/fмск+10			ns ^{Note}
TO00 to TO07, TO10 to TO17	fто	HS (high-spe	eed 4.0 V	$\leq V_{DD} \leq 5.5 V$			12	MHz
output frequency		main) mode	2.7 V	≤ V _{DD} < 4.0 V			8	MHz
			1.8 V	\leq V _{DD} $<$ 2.7 V			4	MHz
			1.6 V	≤ V _{DD} < 1.8 V			2	MHz
		LS (low-spee	ed 1.8 V	$\leq V_{DD} \leq 5.5 \text{ V}$			4	MHz
		main) mode	1.6 V	≤ V _{DD} < 1.8 V			2	MHz
		LV (low-volta main) mode	age 1.6 V	$\leq V_{\text{DD}} \leq 5.5 \text{ V}$			2	MHz
PCLBUZ0, PCLBUZ1 output	fPCL	HS (high-spe	eed 4.0 V	$\leq V_{DD} \leq 5.5 \text{ V}$			16	MHz
frequency		main) mode	2.7 V	≤ V _{DD} < 4.0 V			8	MHz
			1.8 V	≤ V _{DD} < 2.7 V			4	MHz
				\leq V _{DD} $<$ 1.8 V			2	MHz
		LS (low-spec	ed 1.8 V	$\leq V_{DD} \leq 5.5 \text{ V}$			4	MHz
		main) mode		≤ V _{DD} < 1.8 V			2	MHz
		LV (low-volta	age 1.8 V	$\leq V_{DD} \leq 5.5 \text{ V}$			4	MHz
		main) mode	1.6 V	≤ V _{DD} < 1.8 V			2	MHz
Interrupt input high-level width,	tinth,	INTP0	1.6 V	$\leq V_{DD} \leq 5.5 \text{ V}$	1			μS
low-level width	t intl	INTP1 to INT	ΓP5 1.6 V	$\leq V_{DD} \leq 5.5 V$	1			μS
RESET low-level width	trsL				10			μS


Remark fmck: Timer array unit operation clock frequency


(Operation clock to be set by the CKSmn0, CKSmn1 bits of timer mode register mn (TMRmn).


m: Unit number (m = 0, 1), n: Channel number (n = 0 to 7))




Minimum Instruction Execution Time during Main System Clock Operation











- When the high-speed on-chip oscillator clock is selectedDuring self programming
- --- When high-speed system clock is selected


AC Timing Test Points




External System Clock Timing




TI/TO Timing






Interrupt Request Input Timing




RESET Input Timing



27.5 Peripheral Functions Characteristics

AC Timing Test Points



27.5.1 Serial array unit

(1) During communication at same potential (UART mode)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol		Conditions	` `	h-speed Mode	-	/-speed Mode		-voltage Mode	Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Transfer rate Note 1		2.4 V ≤ V _{DD}	≤ 5.5 V		fмск/6		fмск/6		fмск/6	bps
			Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}^{Note 3}$		5.3		1.3		0.6	Mbps
		1.8 V ≤ V _D	o ≤ 5.5 V		fмск/6		fмск/6		fмск/6	bps
			Theoretical value of the maximum transfer rate fmck = fclk Note 3		5.3		1.3		0.6	Mbps
		1.7 V ≤ V _D	o ≤ 5.5 V		fмск/6		fмск/6		fмск/6	bps
			Theoretical value of the maximum transfer rate fmck = fclk Note 3		5.3		1.3		0.6	Mbps
		1.6 V ≤ V _D	o ≤ 5.5 V	_	_		fмск/6		fмск/6	bps
			Theoretical value of the maximum transfer rate fmck = fclk Note 3	_	_		1.3		0.6	Mbps

Notes 1. Transfer rate in the SNOOZE mode is 4800 bps only.

2. The maximum operating frequencies of the CPU/peripheral hardware clock (fclk) are:


HS (high-speed main) mode: 24 MHz (2.7 V \leq V_{DD} \leq 5.5 V)

16 MHz (2.4 V \leq V_DD \leq 5.5 V)


LS (low-speed main) mode: 8 MHz (1.8 V \leq V_{DD} \leq 5.5 V) LV (low-voltage main) mode: 4 MHz (1.6 V \leq V_{DD} \leq 5.5 V)

Caution Select the normal input buffer for the RxDq pin and the normal output mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg).

UART mode connection diagram (during communication at same potential)



UART mode bit width (during communication at same potential) (reference)



Remarks 1. q: UART number (q = 0 to 2), g: PIM and POM number (g = 0, 1, 8, 14)

2. fmck: Serial array unit operation clock frequency(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,n: Channel number (mn = 00 to 03, 10 to 13))

(2) During communication at same potential (CSI mode) (master mode, SCKp... internal clock output, corresponding CSI00 only)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 2.7 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol	(Conditions	HS (high-speed main) Mode		LS (low-speed main) Mode		LV (low-voltage main) Mode		Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time	t KCY1	tkcy1 ≥ 2/fclk	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$	62.5		250		500		ns
			$2.7~V \leq V_{\text{DD}} \leq 5.5~V$	83.3		250		500		ns
SCKp high-/low-level width	tкн1, tкL1	4.0 V ≤ V _{DD} :	≤ 5.5 V	tксү1/2 — 7		tксү1/2 – 50		tксү1/2 — 50		ns
		2.7 V ≤ V _{DD} :	≤ 5.5 V	tксү1/2 – 10		tксү1/2 – 50		tксү1/2 — 50		ns
SIp setup time (to SCKp↑)	tsıĸı	4.0 V ≤ V _{DD} :	≤ 5.5 V	23		110		110		ns
Note 1		2.7 V ≤ V _{DD} :	≤ 5.5 V	33		110		110		ns
SIp hold time (from SCKp [↑]) Note 2	tksı1	$2.7~V \leq V_{DD} \leq 5.5~V$		10		10		10		ns
Delay time from SCKp↓ to SOp output Note 3	tkso1	C = 20 pF No	ie 4		10		10		10	ns

- **Notes 1.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 4. C is the load capacitance of the SCKp and SOp output lines.

Caution Select the normal input buffer for the SIp pin and the normal output mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

- Remarks 1. This value is valid only when CSI00's peripheral I/O redirect function is not used.
 - 2. p: CSI number (p = 00), m: Unit number (m = 0), n: Channel number (n = 0), g: PIM and POM numbers (g = 1)
 - 3. fmck: Serial array unit operation clock frequency(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,n: Channel number (mn = 00))

(3) During communication at same potential (CSI mode) (master mode, SCKp... internal clock output) $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol	C	Conditions	HS (high main)	•	LS (low main)	r-speed Mode	LV (low- main)	-	Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time	tkcy1	tkcy1 ≥ 4/fclk	$2.7~V \leq V_{DD} \leq 5.5~V$	125		500		1000		ns
			$2.4~V \leq V_{DD} \leq 5.5~V$	250		500		1000		ns
			$1.8~V \leq V_{\text{DD}} \leq 5.5~V$	500		500		1000		ns
			$1.7~V \leq V_{\text{DD}} \leq 5.5~V$	1000		1000		1000		ns
			$1.6~V \leq V_{\text{DD}} \leq 5.5~V$	_		1000		1000		ns
SCKp high-/low-level width	tkH1,	4.0 V ≤ V _{DD} :	≤ 5.5 V	tксу1/2 – 12		tксү1/2 — 50		tkcy1/2 – 50		ns
		2.7 V ≤ V _{DD} :	≤ 5.5 V	tксү1/2 – 18		tксү1/2 — 50		tксү1/2 — 50		ns
		2.4 V ≤ V _{DD} :	≤ 5.5 V	tксү1/2 — 38		tксү1/2 — 50		tксу1/2 — 50		ns
		1.8 V ≤ V _{DD} :	≤ 5.5 V	tксү1/2 – 50		tксү1/2 – 50		tkcy1/2 – 50		ns
		1.7 V ≤ V _{DD} :	≤ 5.5 V	tксү1/2 – 100		tксу1/2 — 100		tkcy1/2 -		ns
		1.6 V ≤ V _{DD} :	≤ 5.5 V	_		tксу1/2 – 100		tkcy1/2 – 100		ns
SIp setup time	tsıĸ1	4.0 V ≤ V _{DD} :	≤ 5.5 V	44		110		110		ns
(to SCKp↑)		2.7 V ≤ V _{DD} :	≤ 5.5 V	44		110		110		ns
		2.4 V ≤ V _{DD} :	≤ 5.5 V	75		110		110		ns
		1.8 V ≤ V _{DD} :	≤ 5.5 V	110		110		110		ns
		1.7 V ≤ V _{DD} :	≤ 5.5 V	220		220		220		ns
		1.6 V ≤ V _{DD} :	≤ 5.5 V	_		220		220		ns
SIp hold time	t _{KSI1}	1.7 V ≤ V _{DD} :	≤ 5.5 V	19		19		19		ns
(from SCKp↑) Note 2		1.6 V ≤ V _{DD} :	≤ 5.5 V	_		19		19		ns
Delay time from SCKp↓ to SOp	tkso1	$1.7 \text{ V} \leq \text{V}_{DD} \text{ s}$ $C = 30 \text{ pF}^{\text{Note}}$			25		25		25	ns
output Note 3		$1.6 \text{ V} \leq \text{V}_{DD}$ c $C = 30 \text{ pF}^{\text{Note}}$			_		25		25	ns

Notes 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

- 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- **3.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- 4. C is the load capacitance of the SCKp and SOp output lines.

Caution Select the normal input buffer for the SIp pin and the normal output mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

- **Remarks 1.** p: CSI number (p = 00, 11, 20), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), g: PIM and POM numbers (g = 0, 1, 4, 5, 8, 14)
 - 2. fmck: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,

n: Channel number (mn = 00 to 03, 10 to 13))

(4) During communication at same potential (CSI mode) (slave mode, SCKp... external clock input) (1/2) $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol	Condi	ions	, ,	h-speed Mode	,	v-speed Mode	,	-voltage Mode	Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time	tkcy2	$4.0~V \leq V_{DD} \leq 5.5~V$	20 MHz < fмск	8/fмск		_		_		ns
Note 5			fмcк ≤ 20 MHz	6/ƒмск		6/fмск		6/fмск		ns
		$2.7~V \leq V_{DD} \leq 5.5~V$	16 MHz < fмск	8/fмск		_		_		ns
			fмcк ≤ 16 MHz	6/ƒмск		6/fмск		6/fмск		ns
		$2.4~V \leq V_{DD} \leq 5.5~V$		6/fмск and 500		6/fмск and 500		6/fмск and 500		ns
		$1.8~V \le V_{DD} \le 5.5~V$		6/fмск and 750		6/fмск and 750		6/fмск and 750		ns
		$1.7~V \le V_{DD} \le 5.5~V$		6/fмск and 1500		6/fмск and 1500		6/fмск and 1500		ns
		$1.6~V \le V_{DD} \le 5.5~V$		_		6/fмск and 1500		6/fмск and 1500		ns
SCKp high-/low- level width	tкн2, tкL2	$4.0~V \le V_{DD} \le 5.5~V$		tксү2/2 — 7		tксү2/2 - 7		tксү2/2 - 7		ns
		$2.7~V \le V_{DD} \le 5.5~V$		tксү2/2 — 8		tксү2/2 - 8		tксу2/2 - 8		ns
		1.8 V ≤ V _{DD} ≤ 5.5 V		tксү2/2 – 18		tксү2/2 - 18		tксү2/2 - 18		ns
		$1.7~V \le V_{DD} \le 5.5~V$		tксү2/2 – 66		tксү2/2 - 66		tксү2/2 - 66		ns
		$1.6~V \leq V_{DD} \leq 5.5~V$		_		tксу2/2 - 66		tксу2/2 - 66		ns

(Notes, Caution, and Remarks are listed on the next page.)

(4) During communication at same potential (CSI mode) (slave mode, SCKp... external clock input) (2/2) $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol		Conditions	HS (high main)	•	LS (low-spe		LV (low-vol Mo	-	Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SIp setup time (to SCKp↑) Note 1	tsik2	2.7 V ≤ V	7 _{DD} ≤ 5.5 V	1/fмск+2 0		1/fмск+30		1/fмск+3 0		ns
		1.8 V ≤ V	/DD ≤ 5.5 V	1/fмcк+3 0		1/fмск+30		1/fмск+3 0		ns
		1.7 V ≤ V	$v_{\text{DD}} \leq 5.5 \text{ V}$	1/fмск+4 0		1/fмск+40		1/fмск+4 0		ns
		1.6 V ≤ \	$V_{DD} \le 5.5 \text{ V}$	_		1/fмск+40		1/fмск+4 0		ns
SIp hold time (from SCKp↑)	tksi2	1.8 V ≤ V	$t_{DD} \leq 5.5 \text{ V}$	1/fмск+3 1		1/fмск+31		1/fмск+3 1		ns
Note 2		1.7 V ≤ V	$v_{\text{DD}} \leq 5.5 \text{ V}$	1/fмск+ 250		1/fмск+ 250		1/fмск+ 250		ns
		1.6 V ≤ \	V _{DD} ≤ 5.5 V	_		1/fмск+ 250		1/fмск+ 250		ns
Delay time from SCKp↓ to	tkso2	C = 30 pF Note 4	$2.7~V \leq V_{DD} \leq 5.5~V$		2/fмск+ 44		2/f _{MCK+} 110		2/f _{MCK+} 110	ns
SOp output Note			$2.4~V \leq V_{DD} \leq 5.5~V$		2/fмск+ 75		2/fмск+ 110		2/fмск+ 110	ns
			$1.8~V \leq V_{DD} \leq 5.5~V$		2/fмск+ 110		2/fмск+ 110		2/fмск+ 110	ns
			$1.7~V \leq V_{DD} \leq 5.5~V$		2/fмск+ 220		2/fмск+ 220		2/fмск+ 220	ns
			$1.6~V \leq V_{DD} \leq 5.5~V$		_		2/fмск+ 220		2/fмск+ 220	ns

Notes 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

- 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- **4.** C is the load capacitance of the SOp output lines.
- 5. Transfer rate in the SNOOZE mode: MAX. 1 Mbps


Caution Select the normal input buffer for the SIp pin and SCKp pin and the normal output mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

Remarks 1. p: CSI number (p = 00, 11, 20), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), g: PIM number (g = 0, 1, 4, 5, 8, 14)


2. fmck: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13))


CSI mode connection diagram (during communication at same potential)



CSI mode serial transfer timing (during communication at same potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)



CSI mode serial transfer timing (during communication at same potential) (When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)



Remarks 1. p: CSI number (p = 00, 11, 20)

2. m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13)

(5) During communication at same potential (simplified I²C mode) (1/2)

(Ta = -40 to +85°C, 1.6 V \leq V_{DD} \leq 5.5 V, Vss = 0 V)

Parameter	Symbol	Conditions	` `	h-speed Mode	,	/-speed Mode	`	-voltage Mode	Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCLr clock frequency	fscL	$2.7~V \leq V_{DD} \leq 5.5~V,$ $C_b = 50~pF,~R_b = 2.7~k\Omega$		1000 Note 1		400 Note 1		400 Note 1	kHz
		$1.8~V \leq V_{DD} \leq 5.5~V,$ $C_b = 100~pF,~R_b = 3~k\Omega$		400 Note 1		400 Note 1		400 Note 1	kHz
		1.8 V \leq V _{DD} $<$ 2.7 V, C _b = 100 pF, R _b = 5 kΩ		300 Note 1		300 Note 1		300 Note 1	kHz
		$1.7 \text{ V} \le \text{V}_{DD} < 1.8 \text{ V},$ $C_b = 100 \text{ pF}, R_b = 5 \text{ k}\Omega$		250 Note 1		250 Note 1		250 Note 1	kHz
		1.6 V \leq V _{DD} $<$ 1.8 V, C _b = 100 pF, R _b = 5 kΩ		_		250 Note 1		250 Note 1	kHz
Hold time when SCLr = "L"	tLOW	$2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V},$ $C_b = 50 \text{ pF}, R_b = 2.7 \text{ k}\Omega$	475		1150		1150		ns
		1.8 V \leq V _{DD} \leq 5.5 V, C _b = 100 pF, R _b = 3 k Ω	1150		1150		1150		ns
		$1.8 \text{ V} \le \text{V}_{DD} < 2.7 \text{ V},$ $C_b = 100 \text{ pF}, R_b = 5 \text{ k}\Omega$	1550		1550		1550		ns
		$1.7 \text{ V} \le \text{V}_{DD} < 1.8 \text{ V},$ $C_b = 100 \text{ pF}, R_b = 5 \text{ k}\Omega$	1850		1850		1850		ns
		$1.6 \text{ V} \le \text{V}_{DD} < 1.8 \text{ V},$ $C_b = 100 \text{ pF}, R_b = 5 \text{ k}\Omega$	_		1850		1850		ns
Hold time when SCLr = "H"	tніgн	$2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V},$ $C_b = 50 \text{ pF}, R_b = 2.7 \text{ k}\Omega$	475		1150		1150		ns
		$1.8 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V},$ $C_b = 100 \text{ pF}, R_b = 3 \text{ k}\Omega$	1150		1150		1150		ns
		$1.8 \text{ V} \le \text{V}_{DD} < 2.7 \text{ V},$ $C_b = 100 \text{ pF}, R_b = 5 \text{ k}\Omega$	1550		1550		1550		ns
		$1.7 \text{ V} \le \text{V}_{DD} < 1.8 \text{ V},$ $C_b = 100 \text{ pF}, R_b = 5 \text{ k}\Omega$	1850		1850		1850		ns
		$1.6 \text{ V} \le \text{V}_{DD} < 1.8 \text{ V},$ $C_b = 100 \text{ pF}, R_b = 5 \text{ k}\Omega$	_		1850		1850		ns

(Notes and Caution are listed on the next page, and Remarks are listed on the page after the next page.)

(5) During communication at same potential (simplified I²C mode) (2/2)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions	ns HS (high-speed I main) Mode		,	/-speed Mode	` `		Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Data setup time (reception)	tsu:dat	$2.7~V \leq V_{DD} \leq 5.5~V,$ $C_b = 50~pF,~R_b = 2.7~k\Omega$	1/f _{MCK} + 85 Note2		1/f _{MCK} + 145 _{Note2}		1/fmck + 145 Note2		ns
		$\label{eq:local_problem} \begin{split} 1.8 \; V & \leq V_{DD} \leq 5.5 \; V, \\ C_b & = 100 \; pF, \; R_b = 3 \; k\Omega \end{split}$	1/fмск + 145 Note2		1/fmck + 145 Note2		1/fmck + 145 Note2		ns
		$1.8~V \leq V_{DD} < 2.7~V,$ $C_b = 100~pF,~R_b = 5~k\Omega$	1/fмск + 230 Note2		1/fmck + 230 Note2		1/fмск + 230 Note2		ns
		$\begin{aligned} 1.7 \ V &\leq V_{DD} < 1.8 \ V, \\ C_b &= 100 \ pF, \ R_b = 5 \ k\Omega \end{aligned}$	1/fmck + 290 Note2		1/f _{MCK} + 290 _{Note2}		1/fmck + 290 Note2		ns
		$\label{eq:decomposition} \begin{split} 1.6 \ V & \leq V_{DD} < 1.8 \ V, \\ C_b & = 100 \ pF, \ R_b = 5 \ k\Omega \end{split}$	_		1/fmck + 290 Note2		1/fmck + 290 Note2		ns
Data hold time (transmission)	thd:dat	$2.7~V \leq V_{DD} \leq 5.5~V,$ $C_b = 50~pF,~R_b = 2.7~k\Omega$	0	305	0	305	0	305	ns
		$1.8~V \leq V_{DD} \leq 5.5~V,$ $C_b = 100~pF,~R_b = 3~k\Omega$	0	355	0	355	0	355	ns
		$1.8~V \leq V_{DD} < 2.7~V,$ $C_b = 100~pF,~R_b = 5~k\Omega$	0	405	0	405	0	405	ns
		$1.7 \text{ V} \le \text{V}_{\text{DD}} < 1.8 \text{ V},$ $C_b = 100 \text{ pF}, R_b = 5 \text{ k}\Omega$	0	405	0	405	0	405	ns
		$1.6 \ V \leq V_{DD} < 1.8 \ V,$ $C_b = 100 \ pF, \ R_b = 5 \ k\Omega$	_	_	0	405	0	405	ns


Notes 1. The value must also be equal to or less than fmck/4.

2. Set the fmck value to keep the hold time of SCLr = "L" and SCLr = "H".


Caution Select the normal input buffer and the N-ch open drain output (V_{DD} tolerance) mode for the SDAr pin and the normal output mode for the SCLr pin by using port input mode register g (PIMg) and port output mode register h (POMh).

(Remarks are listed on the next page.)

Simplified I²C mode mode connection diagram (during communication at same potential)



Simplified I²C mode serial transfer timing (during communication at same potential)



- **Remarks 1.** $R_b[\Omega]$:Communication line (SDAr) pull-up resistance, $C_b[F]$: Communication line (SDAr, SCLr) load capacitance
 - 2. r: IIC number (r = 00, 11, 20), g: PIM number (g = 0, 1, 4, 5, 8, 14), h: POM number (g = 0, 1, 4, 5, 7 to 9, 14)
 - 3. fmck: Serial array unit operation clock frequency

 (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), mn = 00 to 03, 10 to 13)

(6) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode) (1/2)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol		Conditions		speed	high- I main) ode		v-speed Mode	voltage	low- e main) ode	Unit
					MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Transfer rate		Recep- tion	$4.0 \text{ V} \le V_{DD} \le 5.5 \text{ V},$ $2.7 \text{ V} \le V_b \le 4.0 \text{ V}$			fMCK/6 Note 1		fMCK/6 Note 1		fMCK/6 Note 1	bps
				Theoretical value of the maximum transfer rate fmck = fclk Note 3		5.3		1.3		0.6	Mbps
			$2.7 \text{ V} \le V_{DD} < 4.0 \text{ V},$ $2.3 \text{ V} \le V_b \le 2.7 \text{ V}$			fMCK/6 Note 1		fMCK/6 Note 1		fMCK/6 Note 1	bps
				Theoretical value of the maximum transfer rate fmck = fclk Note 3		5.3		1.3		0.6	Mbps
			$1.8 \text{ V} \le \text{V}_{DD} < 3.3 \text{ V},$ $1.6 \text{ V} \le \text{V}_{b} \le 2.0 \text{ V}$			fMCK/6 Notes 1, 2		fMCK/6 Notes 1, 2		fMCK/6 Notes 1, 2	bps
				Theoretical value of the maximum transfer rate fmck = fclk Note 3		5.3		1.3		0.6	Mbps

Notes 1. Transfer rate in the SNOOZE mode is 4800 bps only.

- 2. Use it with VDD≥Vb.
- 3. The maximum operating frequencies of the CPU/peripheral hardware clock (fclk) are:

HS (high-speed main) mode: 24 MHz ($2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}$)

16 MHz (2.4 V \leq V_{DD} \leq 5.5 V)

LS (low-speed main) mode: 8 MHz (1.8 V \leq V_{DD} \leq 5.5 V) LV (low-voltage main) mode: 4 MHz (1.6 V \leq V_{DD} \leq 5.5 V)

Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (Vpd tolerance) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For Vih and Vil, see the DC characteristics with TTL input buffer selected.

Remarks 1. V_b[V]: Communication line voltage

- 2. q: UART number (q = 0 to 2), g: PIM and POM number (g = 0, 1, 8, 14)
- 3. fmck: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,

- n: Channel number (mn = 00 to 03, 10 to 13)
- **4.** UART2 cannot communicate at different potential when bit 1 (PIOR1) of peripheral I/O redirection register (PIOR) is 1.

(6) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode) (2/2)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions		speed	high- main) ode	speed	(low- l main) ode		low- age Mode	Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Transfer rate		$4.0 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V},$ $2.7 \text{ V} \le \text{V}_{b} \le 4.0 \text{ V}$			Note 1		Note 1		Note 1	bps
			Theoretical value of the maximum transfer rate $C_b = 50 \text{ pF}, R_b = 1.4 \text{ k}\Omega, V_b = 2.7 \text{ V}$		2.8 Note 2		2.8 Note 2		2.8 Note 2	Mbps
		$2.7 \text{ V} \le \text{V}_{DD} < 4.0 \text{ V},$			Note 3		Note 3		Note 3	bps
		$2.3~V \leq V_b \leq 2.7~V$	Theoretical value of the maximum transfer rate		1.2 Note 4		1.2 Note 4		1.2 Note 4	Mbps
			$C_b = 50 \text{ pF}, R_b =$ 2.7 k Ω , $V_b = 2.3$ V							
		$1.8 \text{ V} \le \text{V}_{DD} < 3.3 \text{ V},$ $1.6 \text{ V} \le \text{V}_{b} \le 2.0 \text{ V}$			Notes 5, 6		Notes 5, 6		Notes 5, 6	bps
			Theoretical value of the maximum transfer rate		0.43 Note 7		0.43 Note 7		0.43 Note 7	Mbps
			$C_b = 50 \text{ pF, } R_b =$ $5.5 \text{ k}\Omega, V_b = 1.6$ V							

Notes 1. The smaller maximum transfer rate derived by using fmck/6 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 4.0 V \leq VDD \leq 5.5 V and 2.7 V \leq Vb \leq 4.0 V

Maximum transfer rate =
$$\frac{1}{\{-C_b \times R_b \times \ln (1 - \frac{2.2}{V_b})\} \times 3}$$
 [bps]

Baud rate error (theoretical value) =
$$\frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln (1 - \frac{2.2}{V_b})\}}{\frac{1}{(\text{Transfer rate})} \times \text{Number of transferred bits}} \times 100 \, [\%]$$

- * This value is the theoretical value of the relative difference between the transmission and reception sides.
- 2. This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to Note 1 above to calculate the maximum transfer rate under conditions of the customer.

3. The smaller maximum transfer rate derived by using fmck/6 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 2.7 V \leq VDD < 4.0 V and 2.3 V \leq Vb \leq 2.7 V

Maximum transfer rate =
$$\frac{1}{\{-C_b \times R_b \times \ln (1 - \frac{2.0}{V_b})\} \times 3}$$
 [bps]

Baud rate error (theoretical value) =
$$\frac{\frac{1}{|\text{Transfer rate} \times 2|} - \{-C_b \times R_b \times \ln(1 - \frac{2.0}{|V_b|})\}}{(\frac{1}{|\text{Transfer rate}|}) \times \text{Number of transferred bits}} \times 100 \, [\%]$$

- * This value is the theoretical value of the relative difference between the transmission and reception sides.
- **4.** This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to Note 3 above to calculate the maximum transfer rate under conditions of the customer.
- 5. Use it with $V_{DD} \ge V_b$.
- **6.** The smaller maximum transfer rate derived by using fmck/6 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 1.8 V \leq VDD < 3.3 V and 1.6 V \leq Vb \leq 2.0 V


Maximum transfer rate =
$$\frac{1}{\{-C_b \times R_b \times \ln (1 - \frac{1.5}{V_b})\} \times 3}$$
 [bps]

$$\text{Baud rate error (theoretical value)} = \frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln{(1 - \frac{1.5}{V_b})}\}}{\frac{1}{(\text{Transfer rate})} \times \text{Number of transferred bits}} \times 100 \, [\%]$$


- * This value is the theoretical value of the relative difference between the transmission and reception sides.
- **7.** This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to Note 6 above to calculate the maximum transfer rate under conditions of the customer.


Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (VDD tolerance) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

UART mode connection diagram (during communication at different potential)



UART mode bit width (during communication at different potential) (reference)





- $\begin{tabular}{ll} \textbf{Remarks 1.} & R_b[\Omega]: Communication line (TxDq) pull-up resistance, \\ & C_b[F]: Communication line (TxDq) load capacitance, V_b[V]: Communication line voltage \\ \end{tabular}$
 - **2.** q: UART number (q = 0 to 2), g: PIM and POM number (g = 0, 1, 8, 14)
 - 3. fmck: Serial array unit operation clock frequency(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn).m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13))
 - **4.** UART2 cannot communicate at different potential when bit 1 (PIOR1) of peripheral I/O redirection register (PIOR) is 1.

(7) Communication at different potential (2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output, corresponding CSI00 only) (1/2)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 2.7 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol		Conditions	HS (high	n-speed Mode	LS (low main)	r-speed Mode	LV (low- main)	-	Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time	t ксү1	tkcy1 ≥ 2/fclk	$ 4.0 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}, \\ 2.7 \text{ V} \leq \text{V}_{\text{b}} \leq 4.0 \text{ V}, \\ C_{\text{b}} = 20 \text{ pF}, R_{\text{b}} = 1.4 \\ k\Omega $	200		1150		1150		ns
			$\begin{split} & 2.7 \; \text{V} \leq \text{V}_{\text{DD}} < 4.0 \; \text{V}, \\ & 2.3 \; \text{V} \leq \text{V}_{\text{b}} \leq 2.7 \; \text{V}, \\ & \text{C}_{\text{b}} = 20 \; \text{pF}, \; \text{R}_{\text{b}} = 2.7 \\ & \text{k}\Omega \end{split}$	300		1150		1150		ns
SCKp high-level width	tkH1	$4.0 \text{ V} \le \text{V}_{DD} \le$ $2.7 \text{ V} \le \text{V}_{b} \le$ $C_{b} = 20 \text{ pF}, \text{ I}$	4.0 V,	tксу1/2 — 50		tксү1/2 — 50		tксү1/2 — 50		ns
		$2.7 \text{ V} \leq \text{V}_{DD} <$ $2.3 \text{ V} \leq \text{V}_{b} \leq$ $C_{b} = 20 \text{ pF, } \text{F}$	2.7 V,	tксу1/2 — 120		tксү1/2 – 120		tксу1/2 — 120		ns
SCKp low-level width	tĸL1	$4.0 \text{ V} \le \text{V}_{DD} \le$ $2.7 \text{ V} \le \text{V}_{b} \le$ $C_b = 20 \text{ pF}, \text{ F}$	4.0 V,	tксү1/2 — 7		t _{KCY1} /2 – 50		t _{KCY1} /2 – 50		ns
		$ 2.7 \text{ V} \leq \text{V}_{DD} < \\ 2.3 \text{ V} \leq \text{V}_{b} \leq \\ C_{b} = 20 \text{ pF}, \text{ I} $	2.7 V,	tксу1/2 — 10		tксү1/2 — 50		tксу1/2 — 50		ns
SIp setup time (to SCKp [↑]) Note 1	tsıkı	$4.0 \text{ V} \le \text{V}_{DD} \le 2.7 \text{ V} \le \text{V}_{b} \le C_{b} = 20 \text{ pF}, \text{ I}$	4.0 V,	58		479		479		ns
		$2.7 \text{ V} \leq \text{V}_{DD} <$ $2.3 \text{ V} \leq \text{V}_{b} \leq$ $C_{b} = 20 \text{ pF, I}$	2.7 V,	121		479		479		ns
SIp hold time (from SCKp↑) Note 1	tksii	$4.0 \text{ V} \le \text{V}_{DD} \le$ $2.7 \text{ V} \le \text{V}_{b} \le$ $C_{b} = 20 \text{ pF}, \text{ F}$	4.0 V,	10		10		10		ns
		$2.7 \text{ V} \leq \text{V}_{DD} <$ $2.3 \text{ V} \leq \text{V}_{b} \leq$ $C_{b} = 20 \text{ pF, f}$	2.7 V,	10		10		10		ns
Delay time from SCKp↓ to SOp output Note 1	tkso1	$4.0 \text{ V} \le \text{V}_{DD} \le 2.7 \text{ V} \le \text{V}_{b} \le C_{b} = 20 \text{ pF}, \text{ I}$	4.0 V,		60		60		60	ns
		$2.7 \text{ V} \le \text{V}_{DD} < 2.3 \text{ V} \le \text{V}_{b} \le C_{b} = 20 \text{ pF}, \text{ I}$	< 4.0 V, 2.7 V,		130		130		130	ns

(Notes, Caution, and Remarks are listed on the next page.)

(7) Communication at different potential (2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output, corresponding CSI00 only) (2/2)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 2.7 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions	HS (high-speed main) Mode		LS (low-speed main) Mode		LV (low-voltage main) Mode		Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SIp setup time (to SCKp↓) Note 2	tsıĸı	$ 4.0 \ V \leq V_{DD} \leq 5.5 \ V, $ $ 2.7 \ V \leq V_b \leq 4.0 \ V, $	23		110		110		ns
		$C_b = 20 \text{ pF}, R_b = 1.4 \text{ k}\Omega$							
		$ 2.7 \ V \leq V_{DD} < 4.0 \ V, $ $ 2.3 \ V \leq V_{b} \leq 2.7 \ V, $	33		110		110		ns
		$C_b = 20 \text{ pF}, R_b = 2.7 \text{ k}\Omega$							
SIp hold time (from SCKp \downarrow) Note 2	tksi1	$ 4.0 \ V \leq V_{DD} \leq 5.5 \ V, $ $ 2.7 \ V \leq V_b \leq 4.0 \ V, $	10		10		10		ns
		$C_b = 20 \text{ pF}, R_b = 1.4 \text{ k}\Omega$							
		$ 2.7 \ V \leq V_{DD} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, $	10		10		10		ns
		$C_b = 20 \text{ pF}, R_b = 2.7 \text{ k}\Omega$							
Delay time from SCKp↑ to SOp output Note 2	tkso1	$4.0~V \leq V_{DD} \leq 5.5~V,$ $2.7~V \leq V_b \leq 4.0~V,$		10		10		10	ns
		$C_b = 20$ pF, $R_b = 1.4$ k Ω							
		$ 2.7 \ V \leq V_{DD} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, $		10		10		10	ns
		$C_b=20~pF,~R_b=2.7~k\Omega$							

Notes 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.

2. When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

Remarks 1. $R_b[\Omega]$:Communication line (SCKp, SOp) pull-up resistance, $C_b[F]$: Communication line (SCKp, SOp) load capacitance, $V_b[V]$: Communication line voltage

- 2. p: CSI number (p = 00), m: Unit number (m = 0), n: Channel number (n = 0), g: PIM and POM number (g = 1)
- fmck: Serial array unit operation clock frequency
 (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,
 n: Channel number (mn = 00))
- **4.** This value is valid only when CSI00's peripheral I/O redirect function is not used.

(8) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output) (1/3)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

Parameter Symbol		Conditions		HS (high-speed main) Mode		LS (low-speed main) Mode		LV (low-voltage main) Mode		Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time	tkcy1	tkcy1 ≥ 4/fclk	$\begin{split} &4.0 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}, \\ &2.7 \text{ V} \leq \text{V}_{\text{b}} \leq 4.0 \text{ V}, \\ &C_{\text{b}} = 30 \text{ pF}, \text{ R}_{\text{b}} = 1.4 \text{ k}\Omega \end{split}$	300		1150		1150		ns
			$\begin{split} 2.7 \ V &\leq V_{DD} < 4.0 \ V, \\ 2.3 \ V &\leq V_b \leq 2.7 \ V, \\ C_b &= 30 \ pF, \ R_b = 2.7 \ k\Omega \end{split}$	500		1150		1150		ns
			$\begin{split} &1.8 \ V \leq V_{DD} < 3.3 \ V, \\ &1.6 \ V \leq V_b \leq 2.0 \ V^{\text{Note}}, \\ &C_b = 30 \ pF, \ R_b = 5.5 \ k\Omega \end{split}$	1150		1150		1150		ns
SCKp high-level width	tкн1	$4.0 \ V \le V_{DD} \le 5.5 \ V,$ $2.7 \ V \le V_{b} \le 4.0 \ V,$ $C_{b} = 30 \ pF, \ R_{b} = 1.4 \ k\Omega$		tксу1/2 — 75		tксү1/2 – 75		tксү1/2 — 75		ns
		$2.7 \text{ V} \leq \text{V}_{DD} \cdot \\ 2.3 \text{ V} \leq \text{V}_{b} \leq \\ C_{b} = 30 \text{ pF}, $	< 4.0 V, 2.7 V,	tксү1/2 — 170		tксу1/2 — 170		tксу1/2 — 170		ns
		1.8 V \leq V _{DD} \cdot 1.6 V \leq V _b \leq C _b = 30 pF,	< 3.3 V, 2.0 V ^{Note} ,	tксу1/2 – 458		tксү1/2 – 458		tксу1/2 – 458		ns
SCKp low-level width	t _{KL1}	$4.0 \text{ V} \leq \text{V}_{DD} \leq 2.7 \text{ V} \leq \text{V}_{b} \leq$	≤ 5.5 V, 4.0 V,	tксү1/2 – 12		tксү1/2 – 50		tксү1/2 — 50		ns
	$\begin{aligned} &C_b = 30 \text{ pF, } R_b = 1.4 \text{ k}\Omega \\ &2.7 \text{ V} \leq \text{V}_{DD} < 4.0 \text{ V,} \\ &2.3 \text{ V} \leq \text{V}_b \leq 2.7 \text{ V,} \\ &C_b = 30 \text{ pF, } R_b = 2.7 \text{ k}\Omega \end{aligned}$		tксу1/2 — 18		tксү1/2 — 50		tксу1/2 — 50		ns	
		$1.8 \text{ V} \leq \text{V}_{DD} \cdot \\ 1.6 \text{ V} \leq \text{V}_{b} \leq \\ C_{b} = 30 \text{ pF},$	< 3.3 V, 2.0 V ^{Note} ,	tксу1/2 — 50		tксу1/2 — 50		tксу1/2 — 50		ns

Note Use it with $V_{DD} \ge V_b$.

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (Vpd tolerance) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For Vih and Vil., see the DC characteristics with TTL input buffer selected.

(Remarks are listed two pages after the next page.)

(8) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output) (2/3)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{ Vss} = 0 \text{ V})$

Parameter	Parameter Symbol Conditions HS (high-speed main) Mode		•	LS (low-speed main) Mode		LV (low-voltage main) Mode		Unit	
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SIp setup time (to SCKp↑) Note 1	tsıĸı	$ 4.0 \ V \leq V_{DD} \leq 5.5 \ V, \\ 2.7 \ V \leq V_b \leq 4.0 \ V, $	81		479		479		ns
		$C_b = 30 \text{ pF}, R_b = 1.4 \text{ k}\Omega$							
		$ 2.7 \ V \leq V_{DD} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, $	177		479		479		ns
		$C_b = 30 \text{ pF}, R_b = 2.7 \text{ k}\Omega$							
			479		479		479		ns
		$C_b = 30 \text{ pF}, R_b = 5.5 \text{ k}\Omega$							
SIp hold time (from SCKp↑) Note 1	tksii	$ 4.0 \ V \leq V_{DD} \leq 5.5 \ V, \\ 2.7 \ V \leq V_b \leq 4.0 \ V, $	19		19		19		ns
		$C_b = 30 \text{ pF}, R_b = 1.4 \text{ k}\Omega$							
		$ 2.7 \ V \leq V_{DD} < 4.0 \ V, \\ 2.3 \ V \leq V_{b} \leq 2.7 \ V, $	19		19		19		ns
		$C_b = 30 \text{ pF}, R_b = 2.7 \text{ k}\Omega$							
			19		19		19		ns
		$C_b = 30$ pF, $R_b = 5.5$ k Ω							
Delay time from SCKp↓ to	tkso1	$ \begin{array}{l} 4.0 \ V \leq V_{DD} \leq 5.5 \ V, \\ 2.7 \ V \leq V_{b} \leq 4.0 \ V, \end{array} $		100		100		100	ns
SOp output Note 1		$C_b = 30 \text{ pF}, R_b = 1.4 \text{ k}\Omega$							
		$ 2.7 \ V \leq V_{DD} < 4.0 \ V, \\ 2.3 \ V \leq V_{b} \leq 2.7 \ V, $		195		195		195	ns
		$C_b = 30 \text{ pF}, R_b = 2.7 \text{ k}\Omega$							
		$\begin{array}{c} 1.8 \ V \leq V_{DD} < 3.3 \ V, \\ 1.6 \ V \leq V_{b} \leq 2.0 \ V^{\text{Note 2}}, \end{array}$		483		483		483	ns
		$C_b=30~pF,~R_b=5.5~k\Omega$							

Notes

- 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.
- 2. Use it with $V_{DD} \ge V_b$.

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

(Remarks are listed on the page after the next page.)

(8) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output) (3/3)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions	HS (high-speed main) Mode		LS (low-speed main) Mode		LV (low-voltage main) Mode		Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SIp setup time (to SCKp↓) Note 1	tsıkı	$\begin{array}{l} 4.0~V \leq V_{DD} \leq 5.5~V, \\ 2.7~V \leq V_b \leq 4.0~V, \end{array}$	44		110		110		ns
		$C_b = 30 \text{ pF}, R_b = 1.4 \text{ k}\Omega$							
		$ \begin{array}{l} 2.7 \; \text{V} \leq \text{V}_{\text{DD}} < 4.0 \; \text{V}, \\ 2.3 \; \text{V} \leq \text{V}_{\text{b}} \leq 2.7 \; \text{V}, \end{array} $	44		110		110		ns
		$C_b = 30 \text{ pF}, R_b = 2.7 \text{ k}\Omega$							
		$ \begin{array}{l} 1.8 \ V \leq V_{DD} < 3.3 \ V, \\ 1.6 \ V \leq V_{b} \leq 2.0 \ V^{\text{Note 2}}, \end{array} $	110		110		110		ns
		$C_b = 30$ pF, $R_b = 5.5$ k Ω							
SIp hold time (from SCKp↓) Note 1	t KSI1	$ 4.0 \ V \leq V_{DD} \leq 5.5 \ V, \\ 2.7 \ V \leq V_b \leq 4.0 \ V, $	19		19		19		ns
		$C_b = 30$ pF, $R_b = 1.4$ k Ω							
		$ 2.7 \ V \le V_{DD} < 4.0 \ V, \\ 2.3 \ V \le V_b \le 2.7 \ V, $	19		19		19		ns
		$C_b = 30$ pF, $R_b = 2.7$ k Ω							
			19		19		19		ns
		$C_b = 30$ pF, $R_b = 5.5$ k Ω							
Delay time from SCKp [↑] to SOp output Note 1	tkso1	$ 4.0 \ V \leq V_{DD} \leq 5.5 \ V, \\ 2.7 \ V \leq V_b \leq 4.0 \ V, $		25		25		25	ns
		$C_b = 30 \text{ pF}, R_b = 1.4 \text{ k}\Omega$							
		$ 2.7 \ V \le V_{DD} < 4.0 \ V, \\ 2.3 \ V \le V_b \le 2.7 \ V, $		25		25		25	ns
		$C_b = 30 \text{ pF}, R_b = 2.7 \text{ k}\Omega$							
		$\begin{array}{l} 1.8 \ V \leq V_{DD} < 3.3 \ V, \\ 1.6 \ V \leq V_{b} \leq 2.0 \ V^{\text{Note 2}}, \end{array}$		25		25		25	ns
		$C_b = 30$ pF, $R_b = 5.5$ k Ω							


Notes

- 1. When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- 2. Use it with $V_{DD} \ge V_b$.

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.


(Remarks are listed on the next page.)

CSI mode connection diagram (during communication at different potential)




- **Remarks 1.** R_b[Ω]:Communication line (SCKp, SOp) pull-up resistance, C_b[F]: Communication line (SCKp, SOp) load capacitance, V_b[V]: Communication line voltage
 - **2.** p: CSI number (p = 00, 20), m: Unit number , n: Channel number (mn = 00, 01, 02, 10, 12, 13), g: PIM and POM number (g = 0, 1, 4, 5, 8, 14)
 - 3. fmck: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00))
 - **4.** CSI01 of 48-, 52-, 64-pin products, and CSI11 and CSI21 cannot communicate at different potential. Use other CSI for communication at different potential.

CSI mode serial transfer timing (master mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)



CSI mode serial transfer timing (master mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)



Remarks 1. p: CSI number (p = 00, 20), m: Unit number, n: Channel number (mn = 00, 01, 02, 10, 12, 13), g: PIM and POM number (g = 0, 1, 4, 5, 8, 14)

2. CSI01 of 48-, 52-, 64-pin products, and CSI11 and CSI21 cannot communicate at different potential. Use other CSI for communication at different potential.

(9) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (slave mode, SCKp... external clock input)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{ Vss} = 0 \text{ V}) (1/2)$

Parameter	Symbol	Co.	nditions	speed	high- I main) ode		v-speed Mode		-voltage Mode	Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time Note 1	tkcy2	$4.0 \text{ V} \le V_{DD} \le 5.5 \text{ V},$ $2.7 \text{ V} \le V_b \le 4.0 \text{ V}$	24 MHz < fмск	14/ fмск		_		_		ns
			20 MHz < fмcк ≤ 24 MHz	12/ fмск		_		_		ns
			8 MHz < fмcк ≤ 20 MHz	10/ fмск		_		_		ns
			4 MHz < f _{MCK} ≤ 8 MHz	8/fмск		16/ fмск		_		ns
			fmck ≤ 4 MHz	6/ƒмск		10/ fмск		10/ fмск		ns
		$2.7 \text{ V} \le \text{V}_{DD} < 4.0 \text{ V},$ $2.3 \text{ V} \le \text{V}_{b} \le 2.7 \text{ V}$	24 MHz < fмск	20/ fмск		_		_		ns
			20 MHz < fмcк ≤ 24 MHz	16/ fмск		_		_		ns
			16 MHz < fмcк ≤ 20 MHz	14/ fмск		_		_		ns
			8 MHz < fмcк ≤ 16 MHz	12/ fмск		_		_		ns
			4 MHz < f _{MCK} ≤ 8 MHz	8/fмск		16/ fмск		_		ns
			fмск ≤ 4 MHz	6/fмск		10/ fмск		10/ fмск		ns
		$1.8 \ V \le V_{DD} < 3.3 \ V,$ $1.6 \ V \le V_b \le 2.0 \ V^{\text{Note}}$	24 MHz < fмск	48/ fмск		_		_		ns
		2	20 MHz < fмcк ≤ 24 MHz	36/ fмск		_		_		ns
			16 MHz < fмcк ≤ 20 MHz	32/ fмск						ns
			8 MHz < f _{MCK} ≤ 16 MHz	26/ fмск		_		_		ns
		4 MHz < f _{MCK} ≤ 8 MHz	16/ fмск		16/ fмск		_		ns	
			fмск ≤ 4 MHz	10/ fмск		10/ fмск		10/ fмск		ns

(Notes and Caution are listed on the next page, and Remarks are listed on the page after the next page.)

(9) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (slave mode, SCKp... external clock input)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V}) (2/2)$

Parameter	Symbol	Conditions	speed	high- main) ode	,	/-speed Mode	,	-voltage Mode	Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp high-/low-level width	tkH2,	$ 4.0 \ V \le V_{DD} \le 5.5 \ V, $ $ 2.7 \ V \le V_b \le 4.0 \ V $	tксу2/2 - 12		tксү2/2 - 50		tkcy2/2 - 50		ns
		$ 2.7 \text{ V} \le \text{V}_{\text{DD}} < 4.0 \text{ V}, \\ 2.3 \text{ V} \le \text{V}_{\text{b}} \le 2.7 \text{ V} $	tkcy2/2 - 18		tксү2/2 - 50		tkcy2/2 - 50		ns
		$\begin{split} 1.8 \ V &\leq V_{DD} < 3.3 \ V, \\ 1.6 \ V &\leq V_{b} \leq 2.0 \ V^{\text{Note 2}} \end{split}$	tkcy2/2 - 50		tксу2/2 - 50		tkcy2/2 - 50		ns
SIp setup time (to SCKp↑) Note 3	tsık2	$ 4.0 \ V \le V_{DD} \le 5.5 \ V, $ $ 2.7 \ V \le V_b \le 4.0 \ V $	1/fмск + 20		1/fмск + 30		1/fмcк + 30		ns
		$2.7 \text{ V} \le \text{V}_{DD} < 4.0 \text{ V},$ $2.3 \text{ V} \le \text{V}_{b} \le 2.7 \text{ V}$	1/fмcк + 20		1/fмск + 30		1/fмcк + 30		ns
		$\begin{aligned} 1.8 \ V &\leq V_{DD} < 3.3 \ V, \\ 1.6 \ V &\leq V_{b} \leq 2.0 \ V^{\text{Note 2}} \end{aligned}$	1/fмск + 30		1/fмск + 30		1/fмcк + 30		ns
SIp hold time (from SCKp↑) Note 4	tksi2		1/fмск + 31		1/fмск + 31		1/fмск + 31		ns
Delay time from SCKp↓ to SOp output	tkso2	$\begin{aligned} 4.0 \ V &\leq V_{DD} \leq 5.5 \ V, \ 2.7 \ V \leq V_b \leq 4.0 \ V, \\ C_b &= 30 \ pF, \ R_b = 1.4 \ k\Omega \end{aligned}$		2/fмск + 120		2/fмск + 573		2/fмск + 573	ns
Note 5		$\begin{split} 2.7 \ V &\leq V_{DD} < 4.0 \ V, \ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b &= 30 \ pF, \ R_b = 2.7 \ k\Omega \end{split}$		2/fмск + 214		2/fмск + 573		2/fмск + 573	ns
		$\begin{split} 1.8 \ V &\leq V_{DD} < 3.3 \ V, \\ 1.6 \ V &\leq V_b \leq 2.0 \ V^{\text{Note 2}}, \\ C_b &= 30 \ pF, \ R_b = 5.5 \ k\Omega \end{split}$		2/fмск + 573		2/fмск + 573		2/fмск + 573	ns


Notes 1. Transfer rate in the SNOOZE mode: MAX. 1 Mbps

- **2.** Use it with $V_{DD} \ge V_b$.
- **3.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- **4.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- 5. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (Vpd tolerance) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For Vih and Vil., see the DC characteristics with TTL input buffer selected.


(Remarks are listed on the next page.)

CSI mode connection diagram (during communication at different potential)




- **Remarks 1.** R_b[Ω]:Communication line (SOp) pull-up resistance, C_b[F]: Communication line (SOp) load capacitance, V_b[V]: Communication line voltage
 - 2. p: CSI number (p = 00, 20), m: Unit number, n: Channel number (mn = 00, 01, 02, 10, 12, 13), g: PIM and POM number (g = 0, 1, 4, 5, 8, 14)
 - 3. fmck: Serial array unit operation clock frequency(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn).m: Unit number, n: Channel number (mn = 00, 01, 02, 10, 12, 13))
 - **4.** CSI01 of 48-, 52-, 64-pin products, and CSI11 and CSI21 cannot communicate at different potential. Use other CSI for communication at different potential.

CSI mode serial transfer timing (slave mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)



CSI mode serial transfer timing (slave mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)



Remarks 1. p: CSI number (p = 00, 20), m: Unit number,

- n: Channel number (mn = 00, 01, 02, 10, 12. 13), g: PIM and POM number (g = 0, 1, 4, 5, 8, 14)
- **2.** CSI01 of 48-, 52-, 64-pin products, and CSI11 and CSI21 cannot communicate at different potential. Use other CSI for communication at different potential.

(10) Communication at different potential (1.8 V, 2.5 V, 3 V) (simplified I^2C mode) (1/2)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions		h-speed Mode	-	v-speed Mode	'	-voltage Mode	Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCLr clock frequency	fscL	$\begin{aligned} 4.0 & \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}, \\ 2.7 & \text{ V} \leq \text{V}_{\text{b}} \leq 4.0 \text{ V}, \\ C_{\text{b}} = 50 \text{ pF}, R_{\text{b}} = 2.7 \text{ k}\Omega \end{aligned}$		1000 Note 1		300 Note 1		300 Note 1	kHz
		$\label{eq:section} \begin{split} & 2.7 \; V \leq V_{DD} < 4.0 \; V, \\ & 2.3 \; V \leq V_b \leq 2.7 \; V, \\ & C_b = 50 \; pF, \; R_b = 2.7 \; k\Omega \end{split}$		1000 Note 1		300 Note 1		300 Note 1	kHz
		$ \begin{aligned} &4.0 \; V \leq V_{DD} \leq 5.5 \; V, \\ &2.7 \; V \leq V_b \leq 4.0 \; V, \\ &C_b = 100 \; pF, \; R_b = 2.8 \; k\Omega \end{aligned} $		400 Note 1		300 Note 1		300 Note 1	kHz
		$\label{eq:controller} \begin{split} 2.7 \ V & \leq V_{DD} < 4.0 \ V, \\ 2.3 \ V & \leq V_b \leq 2.7 \ V, \\ C_b & = 100 \ pF, \ R_b = 2.7 \ k\Omega \end{split}$		400 Note 1		300 Note 1		300 ote 1	kHz
		$\begin{split} &1.8 \; V \leq V_{DD} < 3.3 \; V, \\ &1.6 \; V \leq V_b \leq 2.0 \; V^{\text{Note 2}}, \\ &C_b = 100 \; pF, \; R_b = 5.5 \; k\Omega \end{split}$		300 Note 1		300 Note 1		300 Note 1	kHz
Hold time when SCLr = "L"	tLOW	$ \begin{aligned} &4.0 \; V \leq V_{DD} \leq 5.5 \; V, \\ &2.7 \; V \leq V_b \leq 4.0 \; V, \\ &C_b = 50 \; pF, \; R_b = 2.7 \; k\Omega \end{aligned} $	475		1550		1550		ns
		$ \begin{aligned} &2.7 \; V \leq V_{DD} < 4.0 \; V, \\ &2.3 \; V \leq V_b \leq 2.7 \; V, \\ &C_b = 50 \; pF, \; R_b = 2.7 \; k\Omega \end{aligned} $	475		1550		1550		ns
		$ \begin{aligned} &4.0 \; V \leq V_{DD} \leq 5.5 \; V, \\ &2.7 \; V \leq V_b \leq 4.0 \; V, \\ &C_b = 100 \; pF, \; R_b = 2.8 \; k\Omega \end{aligned} $	1150		1550		1550		ns
		$\label{eq:section_problem} \begin{split} & 2.7 \; V \leq V_{DD} < 4.0 \; V, \\ & 2.3 \; V \leq V_b \leq 2.7 \; V, \\ & C_b = 100 \; pF, \; R_b = 2.7 \; k\Omega \end{split}$	1150		1550		1550		ns
		$\begin{split} &1.8 \; V \leq V_{DD} < 3.3 \; V, \\ &1.6 \; V \leq V_b \leq 2.0 \; V^{\text{Note 2}}, \\ &C_b = 100 \; pF, \; R_b = 5.5 \; k\Omega \end{split}$	1550		1550		1550		ns
Hold time when SCLr = "H"	tніgн	$\begin{aligned} 4.0 \ V &\leq V_{DD} \leq 5.5 \ V, \\ 2.7 \ V &\leq V_b \leq 4.0 \ V, \\ C_b &= 50 \ pF, \ R_b = 2.7 \ k\Omega \end{aligned}$	245		610		610		ns
		$\begin{aligned} & 2.7 \text{ V} \leq \text{V}_{\text{DD}} < 4.0 \text{ V}, \\ & 2.3 \text{ V} \leq \text{V}_{\text{b}} \leq 2.7 \text{ V}, \\ & C_{\text{b}} = 50 \text{ pF}, R_{\text{b}} = 2.7 \text{ k}\Omega \end{aligned}$	200		610		610		ns
		$ \begin{aligned} &4.0 \; V \leq V_{DD} \leq 5.5 \; V, \\ &2.7 \; V \leq V_b \leq 4.0 \; V, \\ &C_b = 100 \; pF, \; R_b = 2.8 \; k\Omega \end{aligned} $	675		610		610		ns
		$\begin{split} 2.7 \ V &\leq V_{DD} < 4.0 \ V, \\ 2.3 \ V &\leq V_b \leq 2.7 \ V, \\ C_b &= 100 \ pF, \ R_b = 2.7 \ k\Omega \end{split}$	600		610		610		ns
		$\begin{split} &1.8 \; V \leq V_{DD} < 3.3 \; V, \\ &1.6 \; V \leq V_b \leq 2.0 \; V^{\text{Note 2}}, \\ &C_b = 100 \; pF, \; R_b = 5.5 \; k\Omega \end{split}$	610		610		610		ns

(10) Communication at different potential (1.8 V, 2.5 V, 3 V) (simplified I²C mode) (2/2)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions	HS (high	•	,	/-speed Mode	LV (low main)	-voltage Mode	Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Data setup time (reception)	tsu:dat	$ \begin{aligned} &4.0 \; V \leq V_{DD} \leq 5.5 \; V, \\ &2.7 \; V \leq V_b \leq 4.0 \; V, \\ &C_b = 50 \; pF, \; R_b = 2.7 \; k\Omega \end{aligned} $	1/f _{MCK} + 135 Note 3		1/fmck + 190 Note 3		1/fmck + 190 Note 3		kHz
		$ \begin{aligned} &2.7 \; V \leq V_{DD} < 4.0 \; V, \\ &2.3 \; V \leq V_b \leq 2.7 \; V, \\ &C_b = 50 \; pF, \; R_b = 2.7 \; k\Omega \end{aligned} $	1/f _{MCK} + 135 Note 3		1/fmck + 190 Note 3		1/fmck + 190 Note 3		kHz
		$ \begin{aligned} &4.0 \; V \leq V_{DD} \leq 5.5 \; V, \\ &2.7 \; V \leq V_b \leq 4.0 \; V, \\ &C_b = 100 \; pF, \; R_b = 2.8 \; k\Omega \end{aligned} $	1/f _{MCK} + 190 Note 3		1/fmck + 190 Note 3		1/fmck + 190 Note 3		kHz
		$\label{eq:section_problem} \begin{split} & 2.7 \; V \leq V_{DD} < 4.0 \; V, \\ & 2.3 \; V \leq V_b \leq 2.7 \; V, \\ & C_b = 100 \; pF, \; R_b = 2.7 \; k\Omega \end{split}$	1/f _{MCK} + 190 Note 3		1/fmck + 190 Note 3		1/fmck + 190 Note 3		kHz
		$\begin{split} &1.8 \; V \leq V_{DD} < 3.3 \; V, \\ &1.6 \; V \leq V_b \leq 2.0 \; V^{\text{Note 2}}, \\ &C_b = 100 \; pF, \; R_b = 5.5 \; k\Omega \end{split}$	1/f _{MCK} + 190 Note 3		1/fmck + 190 Note 3		1/fmck + 190 Note 3		kHz
Data hold time (transmission)	thd:dat	$ \begin{aligned} &4.0 \; V \leq V_{DD} \leq 5.5 \; V, \\ &2.7 \; V \leq V_b \leq 4.0 \; V, \\ &C_b = 50 \; pF, \; R_b = 2.7 \; k\Omega \end{aligned} $	0	305	0	305	0	305	ns
		$\label{eq:substitute} \begin{split} 2.7 \ V & \leq V_{DD} < 4.0 \ V, \\ 2.3 \ V & \leq V_b \leq 2.7 \ V, \\ C_b & = 50 \ pF, \ R_b = 2.7 \ k\Omega \end{split}$	0	305	0	305	0	305	ns
		$ \begin{aligned} &4.0 \; V \leq V_{DD} \leq 5.5 \; V, \\ &2.7 \; V \leq V_b \leq 4.0 \; V, \\ &C_b = 100 \; pF, \; R_b = 2.8 \; k\Omega \end{aligned} $	0	355	0	355	0	355	ns
		$\label{eq:controller} \begin{split} 2.7 \ V & \leq V_{DD} < 4.0 \ V, \\ 2.3 \ V & \leq V_b \leq 2.7 \ V, \\ C_b & = 100 \ pF, \ R_b = 2.7 \ k\Omega \end{split}$	0	355	0	355	0	355	ns
		$\begin{split} &1.8 \; V \leq V_{DD} < 3.3 \; V, \\ &1.6 \; V \leq V_b \leq 2.0 \; V^{\text{Note 2}}, \\ &C_b = 100 \; pF, \; R_b = 5.5 \; k\Omega \end{split}$	0	405	0	405	0	405	ns


Notes 1. The value must also be equal to or less than $f_{MCK}/4$.

- 2. Use it with $V_{DD} \ge V_b$.
- 3. Set the fmck value to keep the hold time of SCLr = "L" and SCLr = "H".


Caution Select the TTL input buffer and the N-ch open drain output (VDD tolerance) mode for the SDAr pin and the N-ch open drain output (VDD tolerance) mode for the SCLr pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

(Remarks are listed on the next page.)

Simplified I²C mode connection diagram (during communication at different potential)



Simplified I²C mode serial transfer timing (during communication at different potential)



- **Remarks 1.** $R_b[\Omega]$:Communication line (SDAr, SCLr) pull-up resistance, $C_b[F]$: Communication line (SDAr, SCLr) load capacitance, $V_b[V]$: Communication line voltage
 - 2. r: IIC number (r = 00, 20), g: PIM, POM number (g = 0, 1, 4, 5, 8, 14)
 - 3. fmck: Serial array unit operation clock frequency(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,n: Channel number (mn = 00, 01, 02, 10, 12, 13)

2.5.2 Serial interface IICA

(1) I²C standard mode

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol	Co	onditions	, ,	h-speed Mode	,	v-speed Mode	,	-voltage Mode	Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCLA0 clock frequency	fscL	Standard	$2.7~V \le V_{DD} \le 5.5~V$	0	100	0	100	0	100	kHz
		mode:	$1.8~V \le V_{DD} \le 5.5~V$	0	100	0	100	0	100	kHz
		fcικ≥ 1 MHz	1.7 V ≤ V _{DD} ≤ 5.5 V	0	100	0	100	0	100	kHz
			$1.6 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}$	_	_	0	100	0	100	kHz
Setup time of restart	tsu:sta	2.7 V ≤ V _{DD} ≤ 5.	5 V	4.7		4.7		4.7		μS
condition		1.8 V ≤ V _{DD} ≤ 5.	5 V	4.7		4.7		4.7		μS
		1.7 V ≤ V _{DD} ≤ 5.	5 V	4.7		4.7		4.7		μS
		1.6 V ≤ V _{DD} ≤ 5.5	5 V	_	_	4.7		4.7		μS
Hold time ^{Note 1}	thd:STA	$2.7 \text{ V} \le V_{DD} \le 5.$	5 V	4.0		4.0		4.0		μS
		1.8 V ≤ V _{DD} ≤ 5.	5 V	4.0		4.0		4.0		μS
		$1.7 \text{ V} \leq V_{DD} \leq 5.$	5 V	4.0		4.0		4.0		μS
		1.6 V ≤ V _{DD} ≤ 5.5	$6 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}$		_	4.0		4.0		μS
Hold time when SCLA0 =	tLOW	$2.7~V \le V_{DD} \le 5.$	5 V	4.7		4.7		4.7		μS
"L"		1.8 V ≤ V _{DD} ≤ 5.	5 V	4.7		4.7		4.7		μS
		$1.7 \text{ V} \leq \text{V}_{DD} \leq 5.$	5 V	4.7		4.7		4.7		μS
		1.6 V ≤ V _{DD} ≤ 5.5	5 V	-	_	4.7		4.7		μS
Hold time when SCLA0 =	tніgн	$2.7~V \leq V_{DD} \leq 5.$	5 V	4.0		4.0		4.0		μS
"H"		1.8 V ≤ V _{DD} ≤ 5.	5 V	4.0		4.0		4.0		μS
		$1.7 \text{ V} \leq \text{V}_{DD} \leq 5.$	5 V	4.0		4.0		4.0		μS
		1.6 V ≤ V _{DD} ≤ 5.8	5 V	-	_	4.0		4.0		μS
Data setup time	tsu:dat	$2.7~V \leq V_{DD} \leq 5.$	5 V	250		250		250		ns
(reception)		1.8 V ≤ V _{DD} ≤ 5.	5 V	250		250		250		ns
		1.7 V ≤ V _{DD} ≤ 5.	5 V	250		250		250		ns
		1.6 V ≤ V _{DD} ≤ 5.5	5 V	-	_	250		250		ns
Data hold time	thd:dat	$2.7 \text{ V} \le V_{DD} \le 5.$	5 V	0	3.45	0	3.45	0	3.45	μS
(transmission)Note 2		1.8 V ≤ V _{DD} ≤ 5.	5 V	0	3.45	0	3.45	0	3.45	μS
		1.7 V ≤ V _{DD} ≤ 5.	5 V	0	3.45	0	3.45	0	3.45	μS
		1.6 V ≤ V _{DD} ≤ 5.8	5 V	-	_	0	3.45	0	3.45	μS
Setup time of stop	tsu:sto	$2.7 \text{ V} \le V_{DD} \le 5.$	5 V	4.0		4.0		4.0		μS
condition		1.8 V ≤ V _{DD} ≤ 5.	5 V	4.0		4.0		4.0		μS
		1.7 V ≤ V _{DD} ≤ 5.	5 V	4.0		4.0		4.0		μS
		1.6 V ≤ V _{DD} ≤ 5.8	5 V	-	_	4.0		4.0		μS
Bus-free time	t BUF	$2.7~V \leq V_{DD} \leq 5.$	5 V	4.7		4.7		4.7		μS
		$1.8 \text{ V} \le \text{V}_{\text{DD}} \le 5.$	5 V	4.7		4.7		4.7		μS
		$1.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}$		4.7		4.7		4.7		μS
		1.6 V ≤ V _{DD} ≤ 5.5	5 V	_	_	4.7		4.7		μS

(Notes, Caution and Remark are listed on the next page.)



- Notes 1. The first clock pulse is generated after this period when the start/restart condition is detected.
 - 2. The maximum value (MAX.) of thd:DAT is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.

Caution The values in the above table are applied even when bit 2 (PIOR2) in the peripheral I/O redirection register (PIOR) is 1. At this time, the pin characteristics (IoH1, IoL1, VOH1, VOL1) must satisfy the values in the redirect destination.

Remark The maximum value of Cb (communication line capacitance) and the value of Rb (communication line pull-up resistor) at that time in each mode are as follows.

Standard mode: $C_b = 400 \text{ pF}, R_b = 2.7 \text{ k}\Omega$



(2) I2C fast mode

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol	l Conditions		` `	h-speed Mode	`	v-speed Mode	,	-voltage Mode	Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCLA0 clock frequency	fscL	Fast mode:	$2.7~V \leq V_{DD} \leq 5.5~V$	0	400	0	400	0	400	kHz
		fclk≥ 3.5 MHz	$1.8~V \le V_{DD} \le 5.5~V$	0	400	0	400	0	400	kHz
Setup time of restart	tsu:sta	$2.7~V \le V_{DD} \le 5.5~$	V	0.6		0.6		0.6		μS
condition		$1.8 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 ^{\circ}$	V	0.6		0.6		0.6		μS
Hold time ^{Note 1}	thd:STA	$2.7~V \le V_{DD} \le 5.5~$	V	0.6		0.6		0.6		μS
		1.8 V ≤ V _{DD} ≤ 5.5 '	1.8 V ≤ V _{DD} ≤ 5.5 V			0.6		0.6		μS
Hold time when SCLA0 =	tLOW	$2.7 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}$		1.3		1.3		1.3		μS
" <u>L</u> "		$1.8 \text{ V} \le \text{V}_{DD} \le 5.5 ^{\circ}$	V	1.3		1.3		1.3		μS
Hold time when SCLA0 =	tніgн	$2.7~V \le V_{DD} \le 5.5~$	V	0.6		0.6		0.6		μS
"H"		$1.8~V \leq V_{DD} \leq 5.5~$	V	0.6		0.6		0.6		μS
Data setup time	tsu:dat	$2.7~V \leq V_{DD} \leq 5.5~$	V	100		100		100		μS
(reception)		$1.8~V \leq V_{DD} \leq 5.5~$	V	100		100		100		μS
Data hold time	thd:dat	$2.7~V \leq V_{DD} \leq 5.5~$	V	0	0.9	0	0.9	0	0.9	μS
(transmission)Note 2		$1.8~V \leq V_{DD} \leq 5.5~$	V	0	0.9	0	0.9	0	0.9	μS
Setup time of stop	tsu:sто	$2.7~V \leq V_{DD} \leq 5.5~$	V	0.6		0.6		0.6		μS
condition		1.8 V ≤ V _{DD} ≤ 5.5 '	V	0.6		0.6		0.6		μS
Bus-free time	t BUF	$2.7~V \leq V_{DD} \leq 5.5~$	V	1.3		1.3		1.3		μS
		$1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ Y}_{DD}$	$1.8 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}$			1.3		1.3		μS

Notes 1. The first clock pulse is generated after this period when the start/restart condition is detected.

2. The maximum value (MAX.) of thd:dat is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.

Caution The values in the above table are applied even when bit 2 (PIOR2) in the peripheral I/O redirection register (PIOR) is 1. At this time, the pin characteristics (IoH1, IoL1, VOH1, VOL1) must satisfy the values in the redirect destination.

Remark The maximum value of Cb (communication line capacitance) and the value of Rb (communication line pull-up resistor) at that time in each mode are as follows.

Fast mode: $C_b = 320 \text{ pF}, R_b = 1.1 \text{ k}\Omega$

(3) I2C fast mode plus

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol	Cor	Conditions		h-speed Mode	LS (low main)	r-speed Mode	,	-voltage Mode	Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCLA0 clock frequency	fscL	Fast mode plus: fcLk≥ 10 MHz	$2.7~V \leq V_{DD} \leq 5.5~V$	0	1000		-	_	-	kHz
Setup time of restart condition	tsu:sta	$2.7 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 $	2.7 V ≤ V _{DD} ≤ 5.5 V				-	_	_	μS
Hold time ^{Note 1}	thd:STA	$2.7 \text{ V} \le V_{DD} \le 5.5 \text{ V}$	2.7 V ≤ V _{DD} ≤ 5.5 V			_	-	_		μS
Hold time when SCLA0 = "L"	tLOW	$2.7 \text{ V} \le \text{V}_{DD} \le 5.5 $	2.7 V ≤ V _{DD} ≤ 5.5 V			_		_		μS
Hold time when SCLA0 = "H"	tніgн	$2.7 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 $	/	0.26		_	-	_	-	μS
Data setup time (reception)	tsu:dat	$2.7 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 $	/	50		_	-	_	_	μS
Data hold time (transmission) ^{Note 2}	thd:dat	$2.7 \text{ V} \le \text{V}_{DD} \le 5.5 $	/	0	0.45	_	-	_	_	μS
Setup time of stop condition	tsu:sто	$2.7 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 $	/	0.26		_	_	_	_	μS
Bus-free time	tвиғ	$2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}$	/	0.5		_	-	_	_	μs


- **Notes 1.** The first clock pulse is generated after this period when the start/restart condition is detected.
 - 2. The maximum value (MAX.) of thd:DAT is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.

Caution The values in the above table are applied even when bit 2 (PIOR2) in the peripheral I/O redirection register (PIOR) is 1. At this time, the pin characteristics (IoH1, IoL1, VOH1, VOL1) must satisfy the values in the redirect destination.

Remark The maximum value of Cb (communication line capacitance) and the value of Rb (communication line pull-up resistor) at that time in each mode are as follows.

Fast mode plus: $C_b = 120 \text{ pF}, R_b = 1.1 \text{ k}\Omega$

IICA serial transfer timing



Remark n = 0

27.6 Analog Characteristics

27.6.1 A/D converter characteristics

Classification of A/D converter characteristics

		Reference Voltage							
Input channel	Reference voltage (+) = AVREFP Reference voltage (-) = AVREFM	Reference voltage (+) = VDD Reference voltage (-) = Vss	Reference voltage (+) = VBGR Reference voltage (-) = AVREFM						
ANI0 to ANI3	Refer to 27.6.1 (1) .	Refer to 27.6.1 (3).	Refer to 27.6.1 (4).						
ANI16 to ANI19	Refer to 27.6.1 (2).								
Internal reference voltage Temperature sensor output	Refer to 27.6.1 (1).		-						
voltage									

(1) When reference voltage (+)= AVREFP/ANI0 (ADREFP1 = 0, ADREFP0 = 1), reference voltage (-) = AVREFM/ANI1 (ADREFM = 1), target pin : ANI2, ANI3, internal reference voltage, and temperature sensor output voltage

(TA = -40 to +85°C, 1.6 V \leq AVREFP \leq VDD \leq 5.5 V, Vss = 0 V, Reference voltage (+) = AVREFP, Reference voltage (-) = AVREFM = 0 V)

Parameter	Symbol	Co	nditions	MIN.	TYP.	MAX.	Unit
Resolution	RES			8		10	bit
Overall error ^{Note 1}	AINL	10-bit resolution	$1.8~V \leq AV_{REFP} \leq 5.5~V$		1.2	±3.5	LSB
		AVREFP = VDD Note 3	$1.6~V \leq AV_{\text{REFP}} \leq 5.5~V^{\text{Note 4}}$		1.2	±7.0	LSB
Conversion time	tconv	10-bit resolution	$3.6~V \leq V_{DD} \leq 5.5~V$	2.125		39	μS
		Target pin: ANI2, ANI3	$2.7~V \leq V_{DD} \leq 5.5~V$	3.1875		39	μS
			$1.8~V \leq V_{DD} \leq 5.5~V$	17		39	μS
			$1.6~V \leq V_{DD} \leq 5.5~V$	57		95	μS
		10-bit resolution	$3.6~V \leq V_{DD} \leq 5.5~V$	2.375		39	μS
		Target pin: Internal reference voltage, and	$2.7~V \leq V_{DD} \leq 5.5~V$	3.5625		39	μS
		temperature sensor output voltage (HS (high-speed main) mode)	$2.4~V \leq V_{DD} \leq 5.5~V$	17		39	μs
Zero-scale error ^{Notes 1, 2}	Ezs	10-bit resolution	$1.8~V \leq AV_{REFP} \leq 5.5~V$			±0.25	%FSR
		$AV_{REFP} = V_{DD}^{Note 3}$	$1.6~V \leq AV_{\text{REFP}} \leq 5.5~V^{\text{Note 4}}$			±0.50	%FSR
Full-scale errorNotes 1, 2	Ers	10-bit resolution	$1.8~V \leq AV_{REFP} \leq 5.5~V$			±0.25	%FSR
		$AV_{REFP} = V_{DD}^{Note 3}$	$1.6~V \leq AV_{REFP} \leq 5.5~V^{\text{Note 4}}$			±0.50	%FSR
Integral linearity error ^{Note 1}	ILE	10-bit resolution	$1.8~V \leq AV_{REFP} \leq 5.5~V$			±2.5	LSB
		AVREFP = VDD Note 3	$1.6~V \leq AV_{\text{REFP}} \leq 5.5~V^{\text{Note 4}}$			±5.0	LSB
Differential linearity error	DLE	10-bit resolution	$1.8~V \leq AV_{REFP} \leq 5.5~V$			±1.5	LSB
Note 1		$AV_{REFP} = V_{DD}^{Note 3}$	$1.6~V \leq AV_{\text{REFP}} \leq 5.5~V^{\text{Note 4}}$			±2.0	LSB
Analog input voltage	VAIN	ANI2, ANI3		0		AVREFP	V
		Internal reference voltage (2.4 V \leq VDD \leq 5.5 V, HS (high-speed main) mode)			VBGR Note 5		V
		Temperature sensor of (2.4 V \leq VDD \leq 5.5 V, H	utput voltage IS (high-speed main) mode)	V _{TMPS25} Note 5			V

(Notes are listed on the next page.)



- **Notes 1.** Excludes quantization error ($\pm 1/2$ LSB).
 - 2. This value is indicated as a ratio (%FSR) to the full-scale value.
 - **3.** When $AV_{REFP} < V_{DD}$, the MAX. values are as follows.
 - Overall error: Add ± 1.0 LSB to the MAX. value when AV_{REFP} = V_{DD}.
 - Zero-scale error/Full-scale error: Add $\pm 0.05\%$ FSR to the MAX. value when AV_{REFP} = V_{DD}.
 - Integral linearity error/ Differential linearity error: Add ± 0.5 LSB to the MAX. value when AV_{REFP} = V_{DD}.
 - **4.** Values when the conversion time is set to 57 μ s (min.) and 95 μ s (max.).
 - 5. Refer to 27.6.2 Temperature sensor/internal reference voltage characteristics.



(2) When reference voltage (+) = AVREFP/ANIO (ADREFP1 = 0, ADREFP0 = 1), reference voltage (-) = AVREFM/ANI1 (ADREFM = 1), target pin : ANI16 to ANI19

(TA = -40 to +85°C, 1.6 V \leq AVREFP \leq VDD \leq 5.5 V, Vss = 0 V, Reference voltage (+) = AVREFP, Reference voltage (-) = AVREFM = 0 V)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Resolution	RES			8		10	bit
Overall error ^{Note 1}	AINL	10-bit resolution	$1.8~V \leq AV_{REFP} \leq 5.5~V$		1.2	±5.0	LSB
		VDD = AVREFP = VDD Notes 3, 4	$1.6~V \leq AV_{REFP} \leq 5.5~V^{Note}$		1.2	±8.5	LSB
Conversion time	tconv	10-bit resolution	$3.6~V \leq V_{DD} \leq 5.5~V$	2.125		39	μS
		Target ANI pin : ANI16 to	$2.7~V \leq V_{DD} \leq 5.5~V$	3.1875		39	μS
		ANI19	$1.8~V \leq V_{DD} \leq 5.5~V$	17		39	μS
			$1.6~V \leq V_{DD} \leq 5.5~V$	57		95	μS
Zero-scale error ^{Notes 1, 2}	Ezs	10-bit resolution	$1.8~V \leq AV_{REFP} \leq 5.5~V$			±0.35	%FSR
		VDD = AVREFP = VDD Notes 3, 4	$1.6~V \leq AV_{REFP} \leq 5.5~V^{\text{Note}}$			±0.60	%FSR
Full-scale error ^{Notes 1, 2}	Ers	10-bit resolution	$1.8~V \le AV_{REFP} \le 5.5~V$			±0.35	%FSR
		VDD = AVREFP = VDD Notes 3, 4	$1.6~V \leq AV_{REFP} \leq 5.5~V^{Note}$			±0.60	%FSR
Integral linearity error ^{Note}	ILE	10-bit resolution	1.8 V ≤ AV _{REFP} ≤ 5.5 V			±3.5	LSB
1		VDD = AVREFP = VDD Notes 3, 4	$1.6~V \leq AV_{REFP} \leq 5.5~V^{Note}$			±6.0	LSB
Differential linearity	DLE	10-bit resolution	$1.8~V \leq AV_{REFP} \leq 5.5~V$			±2.0	LSB
error Note 1		VDD = AVREFP = VDD Notes 3, 4	$1.6~V \le AV_{REFP} \le 5.5~V^{Note}$			±2.5	LSB
Analog input voltage	VAIN	ANI16 to ANI19	•	0		AVREFP and VDD	V

- **Notes 1.** Excludes quantization error (±1/2 LSB).
 - 2. This value is indicated as a ratio (%FSR) to the full-scale value.
 - 3. When $AV_{REFP} < V_{DD}$, the MAX. values are as follows.

Overall error: Add ± 1.0 LSB to the MAX. value when AV_{REFP} = V_{DD}.

Zero-scale error/Full-scale error: Add $\pm 0.05\%$ FSR to the MAX. value when AV_{REFP} = V_{DD}.

Integral linearity error/ Differential linearity error: Add ± 0.5 LSB to the MAX. value when AV_{REFP} = V_{DD}.

- **4.** When $AV_{REFP} < V_{DD}$, the MAX. values are as follows.
 - Overall error: Add ± 4.0 LSB to the MAX. value when AV_{REFP} = V_{DD}.

Zero-scale error/Full-scale error: Add $\pm 0.20\%$ FSR to the MAX. value when AV_{REFP} = V_{DD}.

Integral linearity error/ Differential linearity error: Add ±2.0 LSB to the MAX. value when AVREFP = VDD.

5. When the conversion time is set to 57 μ s (min.) and 95 μ s (max.).

(3) When reference voltage (+) = VDD (ADREFP1 = 0, ADREFP0 = 0), reference voltage (-) = Vss (ADREFM = 0), target pin : ANI0 to ANI3, ANI16 to ANI19, internal reference voltage, and temperature sensor output voltage

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{ Vss} = 0 \text{ V}, \text{ Reference voltage (+)} = V_{DD}, \text{ Reference voltage (-)} = V_{SS})$

Parameter	Symbol	Conditio	ns	MIN.	TYP.	MAX.	Unit
Resolution	RES			8		10	bit
Overall error ^{Note 1}	AINL	10-bit resolution	$1.8~V \leq V_{DD} \leq 5.5~V$		1.2	±7.0	LSB
			$1.6~V \leq V_{DD} \leq 5.5~V$ Note 3		1.2	±10.5	LSB
Conversion time	tconv	10-bit resolution	$3.6~V \leq V_{DD} \leq 5.5~V$	2.125		39	μS
		Target pin: ANIO to ANI3,	$2.7~V \leq V_{DD} \leq 5.5~V$	3.1875		39	μS
		ANI16 to ANI19	$1.8~V \leq V_{DD} \leq 5.5~V$	17		39	μS
			$1.6~V \leq V_{DD} \leq 5.5~V$	57		95	μS
Conversion time	tconv	10-bit resolution	$3.6~V \leq V_{DD} \leq 5.5~V$	2.375		39	μS
		Target pin: Internal	$2.7~V \leq V_{DD} \leq 5.5~V$	3.5625		39	μS
		reference voltage, and temperature sensor output voltage (HS (high-speed main) mode)	$2.4~\textrm{V} \leq \textrm{Vdd} \leq 5.5~\textrm{V}$	17		39	μS
Zero-scale error ^{Notes 1, 2}	Ezs	10-bit resolution	$1.8~V \leq V_{DD} \leq 5.5~V$			±0.60	%FSR
			$\begin{array}{ c c c }\hline 1.6 \ V \leq V \text{DD} \leq 5.5 \ V \\ \text{Note 3} \end{array}$			±0.85	%FSR
Full-scale error ^{Notes 1, 2}	Ers	10-bit resolution	$1.8~V \leq V_{DD} \leq 5.5~V$			±0.60	%FSR
			$\begin{array}{c} \text{1.6 V} \leq \text{VDD} \leq 5.5 \text{ V} \\ \text{Note 3} \end{array}$			±0.85	%FSR
Integral linearity errorNote 1	ILE	10-bit resolution	$1.8~V \leq V_{DD} \leq 5.5~V$			±4.0	LSB
			$1.6~V \leq V_{DD} \leq 5.5~V$ Note 3			±6.5	LSB
Differential linearity error Note 1	DLE	10-bit resolution	$1.8~V \leq V_{DD} \leq 5.5~V$			±2.0	LSB
			$1.6~V \leq V_{DD} \leq 5.5~V$ Note 3			±2.5	LSB
Analog input voltage	VAIN	ANI0 to ANI3		0		V _{DD}	٧
		ANI16 to ANI19		0		V _{DD}	٧
		Internal reference voltage (2.4 V ≤ VDD ≤ 5.5 V, HS (hi		VBGR Note 4		V	
		Temperature sensor output (2.4 V \leq VDD \leq 5.5 V, HS (hi	•		VTMPS25 Note 4	1	V

Notes 1. Excludes quantization error ($\pm 1/2$ LSB).

- 2. This value is indicated as a ratio (%FSR) to the full-scale value.
- **3.** When the conversion time is set to 57 μ s (min.) and 95 μ s (max.).
- 4. Refer to 27.6.2 Temperature sensor/internal reference voltage characteristics.

(4) When reference voltage (+) = Internal reference voltage (ADREFP1 = 1, ADREFP0 = 0), reference voltage (-) = AVREFM/ANI1 (ADREFM = 1), target pin : ANI0, ANI2, ANI3, ANI16 to ANI19

(TA = -40 to $+85^{\circ}$ C, 2.4 V \leq VDD \leq 5.5 V, 1.6 V \leq VDD, Vss = 0 V, Reference voltage (+) = VBGR NOTE 3, Reference voltage (-) = AVREFM = 0 V NOTE 4, HS (high-speed main) mode)

Parameter	Symbol	Cond	MIN.	TYP.	MAX.	Unit	
Resolution	RES				8		bit
Conversion time	tconv	8-bit resolution	$2.4~V \leq V_{DD} \leq 5.5~V$	17		39	μs
Zero-scale error ^{Notes 1, 2}	Ezs	8-bit resolution	$2.4~V \leq V_{DD} \leq 5.5~V$			±0.60	%FSR
Integral linearity error ^{Note 1}	ILE	8-bit resolution	$2.4~V \leq V_{DD} \leq 5.5~V$			±2.0	LSB
Differential linearity error Note 1	DLE	8-bit resolution	$2.4~V \leq V_{DD} \leq 5.5~V$			±1.0	LSB
Analog input voltage	Vain			0		V _{BGR} Note 3	٧

Notes 1. Excludes quantization error ($\pm 1/2$ LSB).

- 2. This value is indicated as a ratio (%FSR) to the full-scale value.
- 3. Refer to 27.6.2 Temperature sensor/internal reference voltage characteristics.
- 4. When reference voltage (-) = Vss, the MAX. values are as follows.
 Zero-scale error: Add ±0.35%FSR to the MAX. value when reference voltage (-) = AVREFM.
 Integral linearity error: Add ±0.5 LSB to the MAX. value when reference voltage (-) = AVREFM.
 Differential linearity error: Add ±0.2 LSB to the MAX. value when reference voltage (-) = AVREFM.

27.6.2 Internal reference voltage characteristics

(TA = -40 to $+85^{\circ}$ C, 2.4 V \leq VDD \leq 5.5 V, Vss = 0 V, HS (high-speed main) mode)


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Internal reference voltage	V _{BGR}	Setting ADS register = 81H	1.38	1.45	1.5	٧
Operation stabilization wait time	tamp		5			μs

27.6.3 POR circuit characteristics

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{ Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage	VPOR	Power supply rise time	1.47	1.51	1.55	V
	V _{PDR}	Power supply fall time	1.46	1.50	1.54	V
Minimum pulse width ^{Note}	T _{PW}		300			μS

Note Minimum time required for a POR reset when V_{DD} exceeds below V_{PDR}. This is also the minimum time required for a POR reset from when V_{DD} exceeds below 0.7 V to when V_{DD} exceeds V_{POR} while STOP mode is entered or the main system clock is stopped through setting bit 0 (HIOSTOP) and bit 7 (MSTOP) in the clock operation status control register (CSC).



27.6.4 LVD circuit characteristics

LVD Detection Voltage of Reset Mode and Interrupt Mode

(Ta = -40 to +85°C, VPDR \leq VDD \leq 5.5 V, Vss = 0 V)

	Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection	Supply voltage level	V _{LVD0}	Power supply rise time	3.98	4.06	4.14	V
voltage			Power supply fall time	3.90	3.98	4.06	٧
		V _{LVD1}	Power supply rise time	3.68	3.75	3.82	>
			Power supply fall time	3.60	3.67	3.74	٧
		V _{LVD2}	Power supply rise time	3.07	3.13	3.19	>
			Power supply fall time	3.00	3.06	3.12	V
		V _{LVD3}	Power supply rise time	2.96	3.02	3.08	>
			Power supply fall time	2.90	2.96	3.02	٧
		V _{LVD4}	Power supply rise time	2.86	2.92	2.97	>
			Power supply fall time	2.80	2.86	2.91	٧
		V _{LVD5}	Power supply rise time	2.76	2.81	2.87	٧
			Power supply fall time	2.70	2.75	2.81	>
		V _{LVD6}	Power supply rise time	2.66	2.71	2.76	>
			Power supply fall time	2.60	2.65	2.70	>
		V _{LVD7}	Power supply rise time	2.56	2.61	2.66	V
			Power supply fall time	2.50	2.55	2.60	٧
		V _{LVD8}	Power supply rise time	2.45	2.50	2.55	>
			Power supply fall time	2.40	2.45	2.50	>
		V _{LVD9}	Power supply rise time	2.05	2.09	2.13	٧
			Power supply fall time	2.00	2.04	2.08	>
		V _{LVD10}	Power supply rise time	1.94	1.98	2.02	>
			Power supply fall time	1.90	1.94	1.98	٧
		V _{LVD11}	Power supply rise time	1.84	1.88	1.91	٧
			Power supply fall time	1.80	1.84	1.87	٧
		V _{LVD12}	Power supply rise time	1.74	1.77	1.81	V
			Power supply fall time	1.70	1.73	1.77	٧
		V _{LVD13}	Power supply rise time	1.64	1.67	1.70	٧
			Power supply fall time	1.60	1.63	1.66	٧
Minimum pu	lse width	tuw		300			μS
Detection de	elay time					300	μS

LVD Detection Voltage of Interrupt & Reset Mode

(Ta = -40 to +85°C, VPDR \leq VDD \leq 5.5 V, Vss = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Interrupt and reset	V _{LVDA0}	VPOC2, VPOC1, VPOC0 = 0, 0, 0, falling reset voltage	1.60	1.63	1.66	V
mode	V _{LVDA1}	LVIS1, LVIS0 = 1, 0 Rising release reset voltage	1.74	1.77	1.81	V
		Falling interrupt voltage	1.70	1.73	1.77	V
	V _{LVDA2}	LVIS1, LVIS0 = 0, 1 Rising release reset voltage	1.84	1.88	1.91	V
		Falling interrupt voltage	1.80	1.84	1.87	V
	V _{LVDA3}	LVIS1, LVIS0 = 0, 0 Rising release reset voltage	2.86	2.92	2.97	V
		Falling interrupt voltage	2.80	2.86	2.91	V
	V _{LVDB0}	VPOC2, VPOC1, VPOC0 = 0, 0, 1, falling reset voltage	1.80	1.84	1.87	V
	V _{LVDB1}	LVIS1, LVIS0 = 1, 0 Rising release reset voltage	1.94	1.98	2.02	V
		Falling interrupt voltage	1.90	1.94	1.98	V
	V _{LVDB2}	LVIS1, LVIS0 = 0, 1 Rising release reset voltage	2.05	2.09	2.13	V
		Falling interrupt voltage	2.00	2.04	2.08	V
	V _{LVDB3}	LVIS1, LVIS0 = 0, 0 Rising release reset voltage	3.07	3.13	3.19	V
		Falling interrupt voltage	3.00	3.06	3.12	V
	V _{LVDC0}	VPOC2, VPOC1, VPOC0 = 0, 1, 0, falling reset voltage	2.40	2.45	2.50	V
	V _{LVDC1}	LVIS1, LVIS0 = 1, 0 Rising release reset voltage	2.56	2.61	2.66	V
		Falling interrupt voltage	2.50	2.55	2.60	V
	V _{LVDC2}	LVIS1, LVIS0 = 0, 1 Rising release reset voltage	2.66	2.71	2.76	٧
		Falling interrupt voltage	2.60	2.65	2.70	٧
	V _{LVDC3}	LVIS1, LVIS0 = 0, 0 Rising release reset voltage	3.68	3.75	3.82	٧
		Falling interrupt voltage	3.60	3.67	3.74	٧
	V _{LVDD0}	VPOC2, VPOC1, VPOC0 = 0, 1, 1, falling reset voltage	2.70	2.75	2.81	٧
	V_{LVDD1}	LVIS1, LVIS0 = 1, 0 Rising release reset voltage	2.86	2.92	2.97	V
		Falling interrupt voltage	2.80	2.86	2.91	V
	V _{LVDD2}	LVIS1, LVIS0 = 0, 1 Rising release reset voltage	2.96	3.02	3.08	V
		Falling interrupt voltage	2.90	2.96	3.02	V
	V _{LVDD3}	LVIS1, LVIS0 = 0, 0 Rising release reset voltage	3.98	4.06	4.14	V
		Falling interrupt voltage	3.90	3.98	4.06	V

27.6.5 Power supply voltage rising slope characteristics

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{ Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Power supply voltage rising slope	Svdd				54	V/ms

Caution Make sure to keep the internal reset state by the LVD circuit or an external reset until V_{DD} reaches the operating voltage range shown in 27.4 AC Characteristics.




27.7 Data Memory STOP Mode Low Supply Voltage Data Retention Characteristics

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{ Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention supply voltage	VDDDR		1.46 ^{Note}		5.5	٧

Note The value depends on the POR detection voltage. When the voltage drops, the data is retained before a POR reset is effected, but data is not retained when a POR reset is effected.



27.8 Flash Memory Programming Characteristics

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}. 1.8 \text{ V} < \text{Vpp} < 5.5 \text{ V}. \text{Vss} = 0 \text{ V})$

(1X = 40 to 400 e; 1.6 v = vbb = 0.6 v; vss = 0 v)							
Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
CPU/peripheral hardware clock frequency	fclk	$1.8~V \leq V_{DD} \leq 5.5~V$		1		24	MHz
Number of code flash rewrites	Cerwr	Retained for 20 years	Ta = 85°C	1,000			Times
Number of data flash rewrites		Retained for 1 years	Ta = 25°C		1,000,000		
Notes 1, 2, 3		Retained for 5 years	Ta = 85°C	100,000			
		Retained for 20 years	Ta = 85°C	10,000			

Notes 1. 1 erase + 1 write after the erase is regarded as 1 rewrite.

The retaining years are until next rewrite after the rewrite.

- 2. When using flash memory programmer and Renesas Electronics self programming library
- **3.** These are the characteristics of the flash memory and the results obtained from reliability testing by Renesas Electronics Corporation.


27.9 Dedicated Flash Memory Programmer Communication (UART)

(Ta = -40 to +85°C, 1.8 V \leq VDD \leq 5.5 V, Vss = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate		During serial programming	115,200		1,000,000	bps

27.10 Timing Specs for Switching Flash Memory Programming Modes ($T_A = -40 \text{ to } +85^{\circ}\text{C}$, 1.8 V \leq V_{DD} \leq 5.5 V, Vss = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Time to complete the communication for the initial setting after the external reset is released	tsuіліт	POR and LVD reset must be released before the external reset is released.			100	ms
Time to release the external reset after the TOOL0 pin is set to the low level	tsu	POR and LVD reset must be released before the external reset is released.	10			μS
Time to hold the TOOL0 pin at the low level after the external reset is released (excluding the processing time of the firmware to control the flash memory)	thd	POR and LVD reset must be released before the external reset is released.	1			ms



- <1> The low level is input to the TOOL0 pin.
- <2> The external reset is released (POR and LVD reset must be released before the external reset is released.).
- <3> The TOOL0 pin is set to the high level.
- <4> Setting of the flash memory programming mode by UART reception and complete the baud rate setting.

Remark tsuinit: Communication for the initial setting must be completed within 100 ms after the external reset is released during this period.


tsu: Time to release the external reset after the TOOL0 pin is set to the low level


thd: Time to hold the TOOL0 pin at the low level after the external reset is released (excluding the processing time of the firmware to control the flash memory)




28. PACKAGE DRAWINGS

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LQFP32-7x7-0.80	PLQP0032GB-A	P32GA-80-GBT-1	0.2







(UNIT:mm)

	(01411.11111)
ITEM	DIMENSIONS
D	7.00±0.10
Е	7.00 ± 0.10
HD	9.00±0.20
HE	9.00±0.20
Α	1.70 MAX.
A1	0.10±0.10
A2	1.40
b	$0.37 {\pm} 0.05$
С	0.145±0.055
L	0.50±0.20
θ	0° to 8°
е	0.80
х	0.20
У	0.10

NOTE

- 1.Dimensions "%1" and "%2" do not include mold flash.
- 2.Dimension "3" does not include trim offset.

Revision History	R7F0C903-908 Data Sheet

		Description	
Rev.	Date	Page	Summary
1.00	Jun 05, 2014	-	First Edition issued

All trademarks and registered trademarks are the property of their respective owners.

SuperFlash is a registered trademark of Silicon Storage Technology, Inc. in several countries including the United States and Japan.

Caution: This product uses SuperFlash® technology licensed from Silicon Storage Technology, Inc.

NOTES FOR CMOS DEVICES

- (1) VOLTAGE APPLICATION WAVEFORM AT INPUT PIN: Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between VIL (MAX) and VIH (MIN) due to noise, etc., the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between VIL (MAX) and VIH (MIN).
- (2) HANDLING OF UNUSED INPUT PINS: Unconnected CMOS device inputs can be cause of malfunction. If an input pin is unconnected, it is possible that an internal input level may be generated due to noise, etc., causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND via a resistor if there is a possibility that it will be an output pin. All handling related to unused pins must be judged separately for each device and according to related specifications governing the device.
- (3) PRECAUTION AGAINST ESD: A strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it when it has occurred. Environmental control must be adequate. When it is dry, a humidifier should be used. It is recommended to avoid using insulators that easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors should be grounded. The operator should be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with mounted semiconductor devices.
- (4) STATUS BEFORE INITIALIZATION: Power-on does not necessarily define the initial status of a MOS device. Immediately after the power source is turned ON, devices with reset functions have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. A device is not initialized until the reset signal is received. A reset operation must be executed immediately after power-on for devices with reset functions.
- (5) POWER ON/OFF SEQUENCE: In the case of a device that uses different power supplies for the internal operation and external interface, as a rule, switch on the external power supply after switching on the internal power supply. When switching the power supply off, as a rule, switch off the external power supply and then the internal power supply. Use of the reverse power on/off sequences may result in the application of an overvoltage to the internal elements of the device, causing malfunction and degradation of internal elements due to the passage of an abnormal current. The correct power on/off sequence must be judged separately for each device and according to related specifications governing the device.
- (6) INPUT OF SIGNAL DURING POWER OFF STATE: Do not input signals or an I/O pull-up power supply while the device is not powered. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Input of signals during the power off state must be judged separately for each device and according to related specifications governing the device.

Notice

- 1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 2. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein
- 3. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or
- 4. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics product.
- 5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below

"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; and safety equipment etc.

Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious property damages (nuclear reactor control systems, military equipment etc.). You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application for which it is not intended. Renesas Electronics shall not be in any way liable for any damages or losse incurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas Electronics

- 6. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the ise of Renesas Electronics products beyond such specified ranges.
- 7. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or systems manufactured by you.
- 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 9. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You should not use Renesas Electronics products or technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. When exporting the Renesas Electronics products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations
- 10. It is the responsibility of the buyer or distributor of Renesas Electronics products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the contents and conditions set forth in this document, Renesas Electronics assumes no responsibility for any losses incurred by you or third parties as a result of unauthorized use of Renesas Electronics products.
- 11. This document may not be reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries. (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics



SALES OFFICES

Renesas Electronics Corporation

http://www.renesas.com

Refer to "http://www.renesas.com/" for the latest and detailed information

Renesas Electronics America Inc. 2801 Scott Boulevard Santa Clara, CA 95050-2549, U.S.A. Tel: +1-408-588-6000, Fax: +1-408-588-6130

Renesas Electronics Canada Limited 1101 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada Tel: +1-905-898-5441, Fax: +1-905-898-3220

Renesas Electronics Europe Limited Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K Tel: +44-1628-585-100, Fax: +44-1628-585-900

Renesas Electronics Europe GmbH

Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-6503-0, Fax: +49-211-6503-1327

Renesas Electronics (China) Co., Ltd. Room 1709, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100191, P.R.China Tei: +86-10-2035-1155, Fax: +86-10-8235-7679

Renesas Electronics (Shanghai) Co., Ltd.
Unit 301, Tower A, Central Towers, 555 Langao Road, Putuo District, Shanghai, P. R. China 200333
Tel: +86-21-2226-0888, Fax: +86-21-2226-0999

Renesas Electronics Hong Kong Limited
Unit 1601-1613, 161F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong
Tel: +852-2856-5688, Fax: +852 2886-9022/9044

Renesas Electronics Taiwan Co., Ltd. 13F, No. 363, Fu Shing North Road, Taipei 105-Tel: +886-2-8175-9600, Fax: +886 2-8175-9670 . ipei 10543, Taiwan

Renesas Electronics Singapore Pte. Ltd. 80 Bendemeer Road, Unit #06-02 Hyflux Innovation Centre, Singapore 339949 Tel: +65-6213-0200, Fax: +65-6213-0300

Renesas Electronics Malaysia Sdn.Bhd.
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia
Tel: +60-3-7955-9390, Fax: +60-3-7955-9510

Renesas Electronics Korea Co., Ltd. 12F., 234 Teheran-ro, Gangnam-Ku, Seoul, 135-920, Korea Tel: +82-2-558-3737, Fax: +82-2-558-5141