



R65C02, R65C102 and R65C112 R65C00 Microprocessors (CPU)

1

DESCRIPTION

The 8-bit R65C00 microprocessor family of devices are produced using CMOS silicon gate technology which provides advanced system architecture for performance speed and system cost-effectiveness enhancements over their NMOS counterparts, the R6500 family of microprocessor devices.

Three CPU devices are available. All are software-compatible and provide 64K bytes of memory addressing, two interrupt inputs, and on-chip clock oscillators and/or drivers. All are bus-compatible with the NMOS R6500 family devices.

The CMOS family includes two microprocessors (R65C02 and R65C102) with on-board clock oscillators and drivers and one microprocessor (R65C112) driven by an external clock. The on-chip clock versions are aimed at high performance, low-cost applications where single phase inputs, crystal or RC inputs provide the time base. The slave processor version is geared for multiprocessor system applications where maximum timing control is mandatory. All R65C00 microprocessors are available in ceramic and plastic packaging, operating frequency of 1 MHz, 2 MHz, 3 MHz and 4 MHz, and commercial and industrial temperature versions. All three devices are available in 40-pin DIP or 44-pin PLCC packages.

MAJOR FEATURES AND DIFFERENCES

Feature	R65C02	R65C102	R65C112
Pin compatible with NMOS R6502	X		
64K addressable bytes of memory	X	X	X
IRQ interrupt	X	X	X
On-chip clock oscillator		X	
External clock only	X		X
TTL level single phase clock input	X	X	
RC time base clock input	X	X	
Crystal time base clock input	X	X	
Single phase clock input			X
Two phase output clock	X	X	
SYNC and RDY signals	X	X	X
Bus Enable (BE) signal		X	X
Memory Lock (ML) output signal		X	X
Direct Memory Access (DMA) capacity		X	X
NMI interrupt signal	X	X	X

FEATURES

- CMOS silicon gate technology
- Low Power (4 mA/MHz)
- Software compatible with R6502
- Single 5V $\pm 5\%$ power supply requirements
- Eight-bit parallel processing
- Decimal and binary arithmetic
- True indexing capability
- Programmable stack pointer
- Interrupt capability
- Non-maskable interrupt
- Eight-bit bidirectional data bus
- Memory address range of up to 64K bytes
- "Ready" input
- Direct memory access (DMA) capability
- Memory lock output
- 1 MHz, 2 MHz, 3 MHz, and 4 MHz versions
- Choice of external or on-chip clocks
- On-chip clock options
 - External single clock input
 - Direct crystal input ($\div 4$)
- Commercial and industrial temperature versions
- Pipeline architecture
- Slave processor version (R65C112)

ORDERING INFORMATION

Part Number:

R65C02 ---

R65C102 ---

R65C112 ---

Temp. Range (T_L to T_H)Blank = 0°C to $+70^\circ\text{C}$ E = -40°C to $+85^\circ\text{C}$ M = -55°C to 125°C

Frequency Range

1 = 1 MHz

2 = 2 MHz

3 = 3 MHz

4 = 4 MHz

Package

C = 40-Pin Ceramic DIP

P = 40-Pin Plastic DIP

J = 44-Pin Plastic Leaded Chip Carrier (PLCC)

INTERFACE SIGNALS

Figure 1 shows the pin assignments for the members of the R65C00 CPU family. All devices are housed in 40-pin ceramic or plastic dual-in-line (DIP) or 44-pin plastic leaded chip carrier (PLCC) packages.

Refer to the timing diagrams (Figures 3, 4, and 5) for the particular device in the following discussion.

CLOCK SIGNALS (R65C02)

The R65C02 requires an external $\Phi 0$ clock. See Figure 6 for an example clock circuit. $\Phi 0$ is a TTL level input that is used to generate the internal clocks of the R65C02. Two full level output clocks are generated by the R65C02. The $\Phi 2$ clock is in phase with $\Phi 0$. The $\Phi 1$ clock output is 180° out of phase with $\Phi 0$. When the input clock is stopped, the CPU is in the standby mode. See Figure 8 for special standby mode considerations.

For non-critical timing configurations, a simple RC or crystal network may be strapped between $\Phi 0$ (IN) and $\Phi 1$ (OUT).

CLOCK SIGNALS (R65C102)

The R65C102 internal clocks may be generated by a TTL level single phase input, an RC time base input, or a crystal time base input ($\div 4$) using the XTLO and XTLO input pins. See Figure 7 for an example of a crystal time base circuit. Two full level output clocks are generated by the R65C102. The $\Phi 2$ clock output provides timing for external R/W operations. Addresses are valid after the address delay time (t_{ADS}) referenced to the falling edge of $\Phi 2$ (OUT). The $\Phi 4$ output is a quadrature output clock that is delayed from the falling edge of the $\Phi 2$ clock by delay time t_{AVS} . Using the $\Phi 4$ clock, addresses are valid at the rising edge of $\Phi 4$.

CLOCK SIGNALS (R65C112)

All internal clock signals for the R65C112 are generated by the input clock signal $\Phi 2$ (IN). Since this device is intended to be operated in the slave mode it does not have internal clock generation, but rather requires the external clock $\Phi 2$ (IN) from a host device. Figure 7 shows an example of a clock circuit for the R65C112 configured for slave mode.

ADDRESS BUS (A0–A15)

Address lines A0–A15 form a 16-bit address bus for memory and I/O exchanges on the data bus. The output of each address line is TTL compatible, capable of driving one standard TTL load and 130 pF.

DATA BUS (D0–D7)

The data lines (D0–D7) constitute an 8-bit bidirectional data bus used for data exchanges to and from the device and peripherals. The outputs are tri-state buffers capable of driving one TTL load and 130 pF.

BUS ENABLE (BE)

This signal allows external control of the data and the address output buffers and R/W. For normal operation, BE is high causing the address buffers and R/W to be active and the data buffers to be active during a write cycle. For external control, BE is held low to disable the buffers. BE is an asynchronous signal and

therefore not related to, or controlled by the CPU internal clock signals. Figure 5 shows timing relationships of BE to R/W and address output buffers.

INTERRUPT REQUEST ($\overline{IRQ}$)

This TTL compatible input requests that an interrupt sequence begin within the microprocessor. $\overline{IRQ}$ is sampled at the falling edge of $\Phi 2$ prior to the last cycle of the instruction; if the interrupt flag in the processor status register is zero, the current instruction is completed and the interrupt sequence begins during $\Phi 1$. The program counter and processor status register are stored in the stack. The microprocessor will then set the interrupt mask flag high so that no further $\overline{IRQ}$ s may occur. At the end of this cycle, the program counter low byte will be loaded from address FFFE, and program counter high byte from location FFFF, thus transferring program control to the memory vector located at these addresses. The RDY signal must be in the high state for any interrupt to be recognized. A 3K ohm external resistor should be used for proper wire OR operation.

MEMORY LOCK ($\overline{ML}$)

In a multiprocessor system, the $\overline{ML}$ output indicates the need to defer the re arbitration of the next bus cycle to ensure the integrity of read-modify-write instructions. $\overline{ML}$ goes low during ASL, DEC, INC, LSR, ROL, ROR, RMB, SMB, TRB, TSB memory referencing instructions. This signal is low for the modify and write cycles.

NON-MASKABLE INTERRUPT ($\overline{NMI}$)

A negative-going edge on this input requests that a non-maskable interrupt sequence be generated within the microprocessor. The $\overline{NMI}$ is sampled during $\Phi 2$; the current instruction is completed and the interrupt sequence begins during $\Phi 1$. The program counter is loaded with the interrupt vector from locations FFFA (low byte) and FFFB (high byte), thereby transferring program control to the non-maskable interrupt routine.

NOTE

Since this interrupt is non-maskable, another $\overline{NMI}$ can occur before the first is finished. Care should be taken when using $\overline{NMI}$ to avoid this.

READY (RDY)

This input allows the user to single-cycle the microprocessor on all cycles including write cycles. A negative transition to the low state, during or coincident with $\Phi 2$, will halt the microprocessor with the output address lines reflecting the current address. This condition will remain through a subsequent $\Phi 2$ in which the RDY signal is low. This feature allows microprocessor interfacing with low-speed memory as well as direct memory access (DMA).

READ/WRITE (R/W)

This signal is normally in the high state indicating that the microprocessor is reading data from memory or I/O bus. In the low state the data bus has valid data from the microprocessor to be stored at the addressed memory location.

SET OVERFLOW ($\overline{SO}$)

A negative transition on this line sets the overflow bit (V) in the processor status register. The signal is sampled prior to the rising edge of $\Phi 2$ by the $\overline{SO}$ setup time (t_{SOS}).




Figure 1. Pin Assignments

RESET (RES)

This input resets the microprocessor. Reset must be held low for at least two clock cycles after V_{CC} reaches operating voltage from a power down. A positive transition on this pin will then cause an initialization sequence to begin. Likewise, after the system has been operating, a low on this line of at least two cycles will cease microprocessing activity, followed by initialization after the positive edge on $\overline{RES}$.

When a positive edge is detected, there is an initialization sequence lasting seven clock cycles. Then the interrupt mask flag is set, the decimal mode is cleared, and the program counter is loaded with the restart vector from locations FFFC (low byte) and FFFD (high byte). This is the start location for program control. This input should be high in normal operation.

SYNCHRONIZE (SYNC)

This output line identifies those cycles during which the microprocessor is fetching the instruction operation code (OP CODE). The SYNC line goes high during $\Phi 1$ of an OP CODE fetch and stays high for the remainder of that cycle. If the RDY line is pulled low during the clock cycle in which SYNC went high, the processor will stop in its current state and will remain in the state until the RDY line goes high. In this manner, the SYNC signal can be used to control RDY to cause single instruction execution.

FUNCTIONAL DESCRIPTION

Figure 2 shows the block diagram of the R65C00 CPU internal architecture for all three devices. With the exception of the crystal oscillator, clock signals, Memory Lock (ML), and Bus Enable (BE) signals, the internal architecture of the three members of the R65C00 CPU of devices is identical. This block diagram supports the following text that describes the function of each of the device's major elements.

CRYSTAL OSCILLATOR (R65C102 Only)

The crystal oscillator, driven by a crystal across XTLO and XTLL, divides the crystal frequency by four to provide the basic $\Phi 2$ clock signal that drives the internal clock generator.

CLOCK GENERATOR

The clock generator develops all internal clock signals, and (where applicable) external clock signals, associated with the device. It is the clock generator that drives the timing control unit and the external timing for slave mode operations.

TIMING CONTROL

The timing control unit keeps track of the instruction cycle being monitored. The unit is set to zero each time an instruction fetch is executed and is advanced at the beginning of each phase one clock pulse for as many cycles as is required to complete the instruction. Each data transfer which takes place between the registers depends upon decoding the contents of both the instruction register and the timing control unit.

PROGRAM COUNTER

The 16-bit program counter provides the addresses which step the microprocessor through sequential instructions in a program.

Each time the microprocessor fetches an instruction from program memory, the lower byte of the program counter (PCL) is placed on the low-order bits of the address bus and the higher byte of the

program counter (PCH) is placed on the high-order 8 bits. The counter is incremented each time an instruction or data is fetched from program memory.

INSTRUCTION REGISTER AND DECODE

Instructions fetched from memory are gated onto the internal data bus. These instructions are latched into the instruction register, then decoded, along with timing and interrupt signals, to generate control signals for the various registers.

ARITHMETIC AND LOGIC UNIT (ALU)

All arithmetic and logic operations take place in the ALU including incrementing and decrementing internal registers (except the program counter). The ALU has no internal memory and is used only to perform logical and transient numerical operations.

ACCUMULATOR

The accumulator is a general purpose 8-bit register that stores the results of most arithmetic and logic operations, and in addition, the accumulator usually contains one of the two data words used in these operations.

INDEX REGISTERS

There are two 8-bit index registers (X and Y), which may be used to count program steps or to provide an index value to be used in generating an effective address.

When executing an instruction which specifies indexed addressing, the CPU fetches the op code and the base address, and modifies the address by adding the index register to it prior to performing the desired operation. Pre- or post-indexing of indirect addresses is possible (see addressing modes).

STACK POINTER

The stack pointer is an 8-bit register used to control the addressing of the variable-length stack on page one. The stack pointer is automatically incremented and decremented under control of the microprocessor to perform stack manipulations under direction of either the program or interrupts (NMI and $\overline{IRQ}$). The stack allows simple implementation of nested subroutines and multiple level interrupts. The stack pointer should be initialized before any interrupts or stack operations occur.

PROCESSOR STATUS REGISTER

The 8-bit processor status register contains seven status flags. Some of the flags are controlled by the program, others may be controlled both by the program and the CPU. The R65C00 instruction set contains a number of conditional branch instructions which are designed to allow testing of these flags.

HARDWARE ENHANCEMENTS

The R65C00 family of CPU devices have incorporated hardware enhancements over their NMOS counterpart, the R6502. These hardware enhancements are:

- The NMOS device would ignore the assertion of a Ready (RDY) during a write operation. The CMOS family will stop the processor during $\Phi 2$ clock if RDY is asserted during a write operation.
- On the NMOS device, unused input-only pins ($\overline{IRQ}$, $\overline{NMI}$, RDY, $\overline{RES}$, and $\overline{SO}$) must be connected to a low impedance signal to avoid noise problems. These unused pins on the CMOS devices are internally connected by a high impedance to V_{CC} (approximately 250K ohms).




Figure 2. R65C00 Internal Architecture

ADDRESSING MODES

The R65C00 CPU family has 15 address modes (two more than the NMOS equivalent family). In the following discussion of these addressing modes, a bracketed expression follows the title of the mode. This expression is the term used in the Instruction Set Op Code Matrix table (later in this product description) to make it easier to identify the actual addressing mode used by the instruction.

ACCUMULATOR ADDRESSING [Accum] — This form of addressing is represented with a one byte instruction, implying an operation on the accumulator.

IMMEDIATE ADDRESSING [IMM] — In immediate addressing, the second byte of the instruction contains the operand, with no further memory addressing required.

ABSOLUTE ADDRESSING [ABS] — In absolute addressing, the second byte of the instruction specifies the eight low order bits of the effective address while the third byte specifies the eight high order bits. Thus the absolute addressing mode allows access to the entire 64K bytes of addressable memory.

ZERO PAGE ADDRESSING [ZP] — The zero page instructions allow for shorter code and execution times by fetching only the second byte of the instruction and assuming a zero high address byte. Careful use of the zero page can result in significant increase in code efficiency.

ZERO PAGE INDEXED ADDRESSING [ZP, X or Y] — (X, Y indexing) — This form of addressing is used with the index register and is referred to as "Zero Page, X" or "Zero Page, Y". The effective address is calculated by adding the second byte to the contents of the index register. Since this is a form of "Zero Page" addressing, the content of the second byte references a location in page zero. Additionally, due to the "Zero Page" addressing nature of this mode, no carry is added to the high order eight bits of memory and crossing of page boundaries does not occur.

ABSOLUTE INDEXED ADDRESSING [ABS, X or Y] — (X, Y indexing) — This form of addressing is used in conjunction with X and Y index register and is referred to as "Absolute, X" and "Absolute, Y". The effective address is formed by adding the contents of X or Y to the address contained in the second and third bytes of the instruction. This mode allows the index register to contain the index or count value and the instruction to contain the base address. This type of indexing allows any location referencing and the index to modify fields, resulting in reduced coding and execution time.

INDEXED ABSOLUTE INDIRECT [(ABS, X)]* — The contents of the second and third instruction bytes are added to the X-register. The sixteen-bit result is a memory address containing the effective address. (JMP (ABS, X) only).

IMPLIED ADDRESSING [Implied] — In the implied addressing mode, the address containing the operand is implicitly stated in the operation code of the instruction.

RELATIVE ADDRESSING [Relative] — Relative addressing is used only with branch instructions and establishes a destination for the conditional branch.

The second byte of the instruction becomes the operand which is an "Offset" added to the contents of the lower eight bits of the program counter when the counter is set at the next instruction. The range of the offset is - 128 to + 127 bytes from the next instruction.

ZERO PAGE RELATIVE ADDRESSING [ZP REL]* — This mode bit tests the zero page location specified for bit set/reset per the mask and performs a conditional relative branch based on the results of the bit test.

INDEXED INDIRECT ADDRESSING [(IND, X)] — In indexed indirect addressing (referred to as (Indirect, X)), the second byte of the instruction is added to the contents of the X index register, discarding the carry. The result of this addition points to a memory location on page zero whose contents are the low order eight bits of the effective address. The next memory location in page zero contains the high order eight bits of the effective address. Both memory locations specifying the high and low order bytes of the effective address must be in page zero.

INDIRECT INDEXED ADDRESSING [(IND), Y] — In indirect indexed addressing (referred to as (Indirect, Y)), the second byte of the instruction points to a memory location in page zero. The contents of this memory location are added to the contents of the Y index register, the result being the low order eight bits of the effective address. The carry from this addition is added to the contents of the next page zero memory location, the result being the high order eight bits of the effective address.

ABSOLUTE INDIRECT [(ABS)] — The second byte of the instruction contains the low order eight bits of a memory location. The high order eight bits of that memory location are contained in the third byte of the instruction. The contents of the fully specified memory location are the low order byte of the effective address. The next memory location contains the high order byte of the effective address which is loaded into the sixteen bits of the program counter. (JMP (ABS) only.)

INDIRECT [(IND)]* — The second byte of the instruction contains a zero page address serving as the indirect pointer.

ENHANCEMENTS OVER R6502

The CMOS family of microprocessor devices has been designed with many enhancements over the R6502 NMOS device while maintaining software compatibility. Besides the increased speed and lower power consumption inherent in CMOS technology, the R65C00 family has the following additional characteristics.

- 12 new instructions for a total of 68
- 59 new op codes, for a total of 210
- Two new addressing modes
- Seven software/operational enhancements
- Two hardware enhancements

*These addressing modes are not available to the NMOS CPU family (e.g., the R6502).

INSTRUCTION SET

Table 1 lists the instruction set for the CMOS CPU family in alphabetic order according to mnemonic. Table 2 lists the hexadecimal codes for each of the instructions that are new to the CMOS family and were not available in the NMOS R6502 device family. Table 3 lists those instructions that were available on the

NMOS family, but have been assigned new addressing modes in the CMOS CPU family.

OPERATIONAL ENHANCEMENTS

Table 4 lists the operational enhancements that have been added to the CMOS family of CPU devices and compares the results with their NMOS R6502 counterpart.

Table 1. Alphabetic Listing of the R65C00 Instruction Set

Mnemonic	Function	Mnemonic	Function
(2) ADC	Add Memory to Accumulator with Carry	NOP	No Operation
(2) AND	"AND" Memory with Accumulator	(2) ORA	"OR" Memory with Accumulator
ASL	Shift Left One Bit (Memory or Accumulator)	PHA	Push Accumulator on Stack
(1) BBR	Branch on Bit Reset	PHP	Push Processor Status on Stack
(1) BBS	Branch on Bit Set	(1) PHX	Push X Register on Stack
BCC	Branch on Carry Clear	(1) PHY	Push Y Register on Stack
BCS	Branch on Carry Set	PLA	Pull Accumulator from Stack
BEQ	Branch on Result Zero	PLP	Pull Processor Status from Stack
(2) BIT	Test Bits in Memory with Accumulator	(1) PLX	Pull X Register from Stack
BMI	Branch on Result Minus	(1) PLY	Pull Y Register from Stack
BNE	Branch on Result not Zero	(1) RMB	Reset Memory Bit
BPL	Branch on Result Plus	ROL	Rotate One Bit Left (Memory or Accumulator)
(1) BRA	Branch Always	ROR	Rotate One Bit Right (Memory or Accumulator)
BRK	Force Break	RTI	Return from Interrupt
BVC	Branch on Overflow Clear	RTS	Return from Subroutine
BVS	Branch on Overflow Set	SBC	Subtract Memory from Accumulator with Borrow
CLC	Clear Carry Flag	SEC	Set Carry Flag
CLD	Clear Decimal Mode	SED	Set Decimal Mode
CLI	Clear Interrupt Disable Bit	SEI	Set Interrupt Disable Status
CLV	Clear Overflow Flag	(1) SMB	Set Memory Bit
(2) CMP	Compare Memory and Accumulator	(2) STA	Store Accumulator in Memory
CPX	Compare Memory and Index X	STX	Store Index X in Memory
CPY	Compare Memory and Index Y	STY	Store Index Y in Memory
(2) DEC	Decrement Memory by One	(1) STZ	Store Zero
DEX	Decrement Index X by One	TAX	Transfer Accumulator to Index X
DEY	Decrement Index Y by One	TAY	Transfer Accumulator to Index Y
(2) EOR	"Exclusive-OR" Memory with Accumulator	(1) TRB	Test and Reset Bits
(2) INC	Increment Memory by One	(1) TSB	Test and Set Bits
INX	Increment Index X by One	TSX	Transfer Stack Pointer to Index X
INY	Increment Index Y by One	TXA	Transfer Index X to Accumulator
(2) JMP	Jump to New Location	TXS	Transfer Index X to Stack Register
JSR	Jump to New Location Saving Return Address	TYA	Transfer Index Y to Accumulator
(2) LDA	Load Accumulator with Memory		
LDX	Load Index X with Memory		
LDY	Load Index Y with Memory		
LSR	Shift One Bit Right (Memory or Accumulator)		

Notes:

- (1) Instruction not available on the NMOS family.
 (2) R6502 instruction with additional addressing mode(s).

Table 2. Hexadecimal Codes For New Instructions in the R65C00 Microprocessors

Hex	Mnemonic	Description
80	BRA	Branch relative always [Relative]
DA	PHX	Push X on stack [Implied]
5A	PHY	Push Y on stack [Implied]
FA	PLX	Pull X from stack [Implied]
7A	PLY	Pull Y from stack [Implied]
9C	STZ	Store zero [Absolute]
9E	STZ	Store zero [ABS, X]
64	STZ	Store zero [ZP]
74	STZ	Store zero [ZP, X]
1C	TRB	Test and reset memory bits with accumulator [ABS]
14	TRB	Test and reset memory bits with accumulator [ZP]
0C	TSB	Test and set memory bits with accumulator [ABS]
04	TSB	Test and set memory bits with accumulator [ZP]
0F-7F ⁽¹⁾	BBR	Branch on bit reset [Bit Manipulation, ZP, REL]
8F-FF ⁽¹⁾	BBS	Branch on bit set [Bit Manipulation, ZP, REL]
07-77 ⁽¹⁾	RMB	Reset memory bit [Bit Manipulation, ZP]
87-F7 ⁽¹⁾	SMB	Set memory bit [Bit Manipulation, ZP]

Note:
1. Most significant digit change only.

Table 3. Hexadecimal Codes For R65C00 Instructions With New Addressing Modes

Hex	Mnemonic	Description
72	ADC	Add memory to accumulator with carry [(IND)]
32	AND	AND memory with accumulator [(IND)]
3C	BIT	Test memory bits with accumulator [ABS, X]
34	BIT	Test memory bits with accumulator [ZP, X]
89	BIT	Test immediate with accumulator [IMM]
D2	CMP	Compare memory and accumulator [(IND)]
3A	DEC	Decrement accumulator [Accum]
52	EOR	Exclusive Or memory with accumulator [(IND)]
1A	INC	Increment accumulator [Accum]
7C	JMP	Jump (New addressing mode) [(ABS, X)]
B2	LDA	Load accumulator with memory [(IND)]
12	ORA	OR memory with accumulator [(IND)]
F2	SBC	Subtract Memory from accumulator with borrow [(IND)]
92	STA	Store accumulator in memory [(IND)]

Table 4. R65C00 Operational Enhancements

Function	NMOS R6502 Microprocessor	CMOS R65C00 Family Microprocessor
Indexed addressing across page boundary.	Extra read of invalid address.	Extra read of last instruction byte.
Execution of invalid op codes.	Some terminate only by reset. Results are undefined.	All are NOPs (reserved for future use).
Jump Indirect, operand = XXFF.	Page address does not increment.	Page address increments and adds one additional cycle.
Read/modify/write instructions at effective address.	One read and two write cycles.	Two read and one write cycle.
Decimal flag.	Indeterminate after reset.	Initialized to binary mode (D = 0) after reset and interrupts.
Flags after decimal operation.	Invalid N, V and Z flags.	Valid flag adds one additional cycle.
Interrupt after fetch of BRK instruction.	Interrupt vector is loaded, BRK vector is ignored.	BRK is executed, then interrupt is executed.

INSTRUCTION SET OP CODE MATRIX

The following matrix shows the 210 Op Codes associated with the R65C00 family of CPU devices. The matrix identifies the hexadecimal code, the mnemonic code, the addressing mode,


the number of instruction bytes, and the number of machine cycles associated with each Op Code. Also, refer to the instruction set summary for additional information on these Op Codes.

1

MSD	LSB	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0	0	BRK Implied 1 7	ORA (IND, X) 2 6			TSB ZP 2 5	ORA ZP 2 3	ASL ZP 2 5	RMB0 ZP 2 5	PHP Implied 1 3	ORA IMM 2 2	ASL Accum 1 2		TSB ABS 3 6	ORA ABS 3 4	ASL ABS 3 6	BBR0 ZP 3 5**
1	0																
1	1	BPL Relative 2 2**	ORA (IND, Y) 2 5*	ORA (IND) 2 5		TRB ZP 2 5	ORA ZP, X 2 4	ASL ZP, X 2 6	RMB1 ZP 2 5	CLC Implied 1 2	ORA ABS, Y 3 4*	INC Accum 1 2		TRB ABS 3 6	ORA ABS, X 3 4*	ASL ABS, X 3 7	BBR1 ZP 3 5**
2	0	JSR ABS 3 6	AND (IND, X) 2 6			BIT ZP 2 3	AND ZP 2 3	ROL ZP 2 5	RMB2 ZP 2 5	PLP Implied 1 4	AND IMM 2 2	ROL Accum 1 2		BIT ABS 3 4	AND ABS 3 4	ROL ABS 3 6	BBR2 ZP 3 5**
3	0	BMI Relative 2 2**	AND (IND, Y) 2 5*	AND (IND) 2 5		BIT ZP, X 2 4	AND ZP, X 2 4	ROL ZP, X 2 6	RMB3 ZP 2 5	SEC Implied 1 2	AND ABS, Y 3 4*	DEC Accum 1 2		BIT ABS, X 3 4*	AND ABS, X 3 4*	ROL ABS, X 3 7	BBR3 ZP 3 5**
4	0	RTI Implied 1 6	EOR (IND, X) 2 6				EOR ZP 2 3	LSR ZP 2 5	RMB4 ZP 2 5	PHA Implied 1 3	EOR IMM 2 2	LSR Accum 1 2		JMP ABS 3 3	EOR ABS 3 4	LSR ABS 3 6	BBR4 ZP 3 5**
5	0	BVC Relative 2 2**	EOR (IND, Y) 2 5*	EOR (IND) 2 5			EOR ZP, X 2 4	LSR ZP, X 2 6	RMB5 ZP 2 5	CLI Implied 1 2	EOR ABS, Y 3 4*	PHY Implied 1 3			EOR ABS, X 3 4*	LSR ABS, X 3 7	BBR5 ZP 3 5**
6	0	RTS Implied 1 6	ADC (IND, X) 2 6†			STZ ZP 2 3	ADC ZP 2 3†	ROR ZP 2 5	RMB6 ZP 2 5	PLA Implied 1 4	ADC IMM 2 2†	ROR Accum 1 2		JMP (ABS) 3 6	ADC ABS 3 4†	ROR ABS 3 6	BBR6 ZP 3 5**
7	0	BVS Relative 2 2**	ADC (IND, Y) 2 5†	ADC (IND) 2 5†		STZ ZP, X 2 4	ADC ZP, X 2 4†	ROR ZP, X 2 6	RMB7 ZP 2 5	SEI Implied 1 2	ADC ABS, Y 3 4†	PLY Implied 1 4		JMP (ABS, X) 3 6	ADC ABS, X 3 4†	ROR ABS, X 3 7	BBR7 ZP 3 5**
8	0	BRA Relative 2 3*	STA (IND, X) 2 6			STY ZP 2 3	STA ZP 2 3	STX ZP 2 3	SMB0 ZP 2 5	DEY Implied 1 2	BIT IMM 2 2	TXA Implied 1 2		STY ABS 3 4	STA ABS 3 4	STX ABS 3 4	BBS0 ZP 3 5**
9	0	BCC Relative 2 2**	STA (IND, Y) 2 6	STA (IND) 2 5		STY ZP, X 2 4	STA ZP, X 2 4	STX ZP, Y 2 4	SMB1 ZP 2 5	TYA Implied 1 2	STA ABS, Y 3 5	TXS Implied 1 2		STZ ABS 3 4	STA ABS, X 3 5	STZ ABS, X 3 5	BBS1 ZP 3 5**
A	0	LDY IMM 2 2	LDA (IND, X) 2 6	LDX IMM 2 2		LDY ZP 2 3	LDA ZP 2 3	LDX ZP 2 3	SMB2 ZP 2 5	TAY Implied 1 2	LDA IMM 2 2	TAX Implied 1 2		LDY ABS 3 4	LDA ABS 3 4	LDX ABS 3 4	BBS2 ZP 3 5**
B	0	BCS Relative 2 2**	LDA (IND, Y) 2 5*	LDA (IND) 2 5		LDY ZP, X 2 4	LDA ZP, X 2 4	LDX ZP, Y 2 4	SMB3 ZP 2 5	CLV Implied 1 2	LDA ABS, Y 3 4*	TSX Implied 1 2		LDY ABS, X 3 4*	LDA ABS, X 3 4*	LDX ABS, X 3 4*	BBS3 ZP 3 5**
C	0	CPY IMM 2 2	CMP (IND, X) 2 6			CPY ZP 2 3	CMP ZP 2 3	DEC ZP 2 5	SMB4 ZP 2 5	INY Implied 1 2	CMP IMM 2 2	DEX Implied 1 2		CPY ABS 3 4	CMP ABS 3 4	DEC ABS 3 6	BBS4 ZP 3 5**
D	0	BNE Relative 2 2**	CMP (IND, Y) 2 5*	CMP (IND) 2 5			CMP ZP, X 2 4	DEC ZP, X 2 6	SMB5 ZP 2 5	CLD Implied 1 2	CMP ABS, Y 3 4*	PHX Implied 1 3			CMP ABS, X 3 4*	DEC ABS, X 3 7	BBS5 ZP 3 5**
E	0	CPX IMM 2 2	SBC (IND, X) 2 6†			CPX ZP 2 3	SBC ZP 2 3†	INC ZP 2 5	SMB6 ZP 2 5	INX Implied 1 2	SBC IMM 2 2†	NOP Implied 1 2		CPX ABS 3 4	SBC ABS 3 4†	INC ABS 3 6	BBS6 ZP 3 5**
F	0	BEQ Relative 2 2**	SBC (IND, Y) 2 5†	SBC (IND) 2 5†			SBC ZP, X 2 4†	INC ZP, X 2 6	SMB7 ZP 2 5	SED Implied 1 2	SBC ABS, Y 3 4†	PLX Implied 1 4			SBC ABS, X 3 4†	INC ABS, X 3 7	BBS7 ZP 3 5**



— New Opcode



— OP Code
— Addressing Mode
— Instruction Bytes; Machine Cycles

†Add 1 to N if in decimal mode.

*Add 1 to N if page boundary is crossed.

**Add 1 to N if branch occurs to same page;

Add 2 to N if branch occurs to different page.

INSTRUCTION SET SUMMARY

MNEMONIC	OPERATION	ADDRESSING MODES																PROCESSOR STATUS CODES																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																											
		IMMEDIATE		ZERO PAGE		REL		ACCUM		IMPLIED		(IND. X)		(IND. Y)		Z PAGE X		ABS. X		ABS. Y		RELATIVE		(IND. Z)		Z PAGE Y		7		5		3		1		0																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
		OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n	OP	n

SWITCHING CHARACTERISTICS (Over operating conditions unless otherwise noted)

Parameter	Symbol	1 MHz		2 MHz		3 MHz		4 MHz		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	

CLOCK TIMING

Ø2 Cycle Time	t _{CYC}	1000	Note 1	500	Note 1	333	Note 1	250	Note 1	ns
Ø2 Low Pulse Width	t _{CL}	430	5000	210	5000	150	5000	100	5000	ns
Ø2 High Pulse Width	t _{CH}	450	—	220	—	160	—	110	—	ns
Ø0 Low to Ø2 Low Skew ⁽²⁾	t _{DLY}	—	50	—	50	—	40	—	30	ns
Ø2 Low to Ø1 High Skew ⁽²⁾	t _{DLY1}	-20	20	-20	20	-20	20	-20	20	ns
XTLI High to Ø2 Low ⁽⁴⁾	t _{DXI}	—	100	—	100	—	100	—	100	ns
XTLO Low to Ø2 Low ⁽⁴⁾	t _{DXO}	—	75	—	75	—	75	—	75	ns
Ø2 Low to Ø4 High Delay ⁽⁴⁾	t _{AVS}	—	250	—	125	—	85	—	65	ns
Ø4 Low Pulse Width ⁽⁴⁾	t _{Ø4L}	430	—	210	—	150	—	100	—	ns
Ø4 High Pulse Width ⁽⁴⁾	t _{Ø4H}	450	5000	220	5000	160	5000	110	5000	ns
Clock Rise and Fall Times	t _{RI} , t _F	—	25	—	20	—	15	—	12	ns

READ/WRITE TIMING

R/W Delay Time	t _{RWS}	—	125	—	100	—	85	—	70	ns
R/W Hold Time	t _{HRW}	15	—	15	—	15	—	15	—	ns
Address Delay Time	t _{ADS}	—	125	—	100	—	85	—	70	ns
Address Valid to Ø4 High ⁽⁴⁾	t _{AØ4}	100	—	25	—	10	—	0	—	ns
Address Hold Time	t _{HA}	15	—	15	—	15	—	15	—	ns
Read Access Time	t _{ACC}	775	—	340	—	215	—	160	—	ns
Read Data Setup Time	t _{DSU}	100	—	60	—	40	—	30	—	ns
Read Data Hold Time	t _{HR}	10	—	10	—	10	—	10	—	ns
Write Data Delay Time ⁽²⁾	t _{WDS}	—	200	—	110	—	85	—	55	ns
Write Data Delay Time ⁽⁴⁾	t _{DOW}	—	200	—	110	—	85	—	65	ns
Write Data Delay Time ⁽⁶⁾	t _{DD12}	—	450	—	235	—	170	—	120	ns
Write Data Hold Time	t _{HW}	30	—	30	—	30	—	30	—	ns

CONTROL LINE TIMING

SYNC Delay	t _{SYS}	—	125	—	100	—	85	—	70	ns
RDY Setup Time	t _{RDS}	200	—	110	—	80	—	60	—	ns
SO Setup Time	t _{SOS}	75	—	50	—	40	—	30	—	ns
ML Delay Time ⁽⁵⁾	t _{MLS}	—	125	—	100	—	85	—	70	ns
ML Hold Time ⁽⁴⁾	t _{HML}	10	—	10	—	10	—	10	—	ns
ML Hold Time ⁽⁶⁾	t _{HML}	10	—	10	—	10	—	10	—	ns
BE Delay Time ⁽⁵⁾⁽⁸⁾	t _{BE}	—	40	—	40	—	40	—	40	ns
IRQ, RES Setup Time	t _{IS}	200	—	110	—	80	—	60	—	ns
NMI Setup Time	t _{NMI}	300	—	200	—	170	—	150	—	ns

Notes:

1. R65C02 and R65C102 minimum operating frequency is limited by Ø2 low pulse width. All processors can be stopped with Ø2 held high.
2. R65C02 only.
3. Note 3 deleted.
4. R65C102 only.
5. R65C102 and R65C112 only.
6. R65C112 only.
7. Measurement points shown are 0.8V (low) and 2.0V (high) for outputs and 1.5V (low and high) for inputs, unless otherwise specified.
8. BE signal is asynchronous.




Figure 3. Timing Diagram for the R65C02 and R65C112




Figure 4. Timing Diagram for the R65C102




Figure 5. Timing Diagram for Bus Enable (BE)

CLOCK/CRYSTAL CONSIDERATIONS

A crystal controlled time base generator circuit should be used to drive $\emptyset 0$ (IN) (R65C02) or the XTLI and XTLO (R65C102) inputs. Alternatively, a TTL level clock input to XTLI may be used, with XTLO floating.

Figure 6 shows a time base generation scheme, for a 4 MHz operation of the R65C02, that has been tested and proven reliable for normal environments.

Figure 7 shows a possible external clock scheme for a R65C102 and R65C112 master/slave configuration.

The on-chip oscillator is designed for a parallel resonant crystal connected between XTLI and XTLO pins. The equivalent oscillator circuit is shown in Figure 7.

A parallel resonant crystal is specified by its load capacitance and series resonant resistance. For proper oscillator operation, the load capacitance (C_L), series resistance (R_s) and the crystal resonant frequency (F) must meet the following two relations:

$$(C + 5) = 2C_L \quad \text{or} \quad C = 2C_L - 5$$

$$R_s \leq R_{smax} = \frac{2 \times 10^6}{(FC_L)^2}$$

where: F is in MHz, C and C_L is in pF, and R is in ohms.

To select a parallel resonant crystal for the oscillator, first select the load capacitance from a crystal manufacturer's catalog. Next, calculate R_{smax} based on F and C_L . The selected crystal must have a R_s less than the R_{smax} .

For example, if $C_L = 30$ pF for a 4 MHz parallel resonant crystal, then

$$C = (2 \times 30) - 5 = 55 \text{ pF} \\ \text{(use standard value of 56 pF)}$$

The series resistance of the crystal must be less than

$$R_{smax} = \frac{2 \times 10^6}{(4 \times 30)^2} = 138 \text{ ohms}$$




Figure 6. Example of R65C02 External Time Base Generator Circuit

NOTE

As with any clock oscillator circuit, stray capacitance due to board layout can affect circuit operation requiring "fine tuning" (e.g. component repositioning or value change) of the circuits shown in Figures 6 and 7. Shunt capacitance (C) includes stray capacitance.




Figure 7. Example of R65C102/R65C112 Master/Slave Clock Circuit

STOPPING THE CLOCK-STANDBY MODE

Caution must be exercised when configuring the R65C02 or R65C112 in the standby mode (i.e., $\emptyset 0$ IN or $\emptyset 2$ IN clock stopped). The input clock can be held in the high state indefinitely; however, if the input clock is held in the low state longer than 5 microseconds, internal register and data status can be lost. Figure 8 shows a circuit that will stop the $\emptyset 0$ IN (R65C02) or $\emptyset 2$ IN (R65C112) clock in the high state during standby mode.




Figure 8. Stopping the Clock (Standby Mode) Circuit

ABSOLUTE MAXIMUM RATINGS*

Parameter	Symbol	Value	Unit
Supply Voltage	V_{CC}	-0.3 to +7.0	Vdc
Input Voltage	V_{IN}	-0.3 to $V_{CC} + 0.3$	Vdc
Output Voltage	V_{OUT}	-0.3 to $V_{CC} + 0.3$	Vdc
Storage Temperature	T_{STG}	-55 to +150	°C

*NOTE: Stresses above those listed may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the other sections of this document is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

1

OPERATING CONDITIONS

Parameter	Symbol	Value
Supply Voltage	V_{CC}	5 Vdc $\pm$ 5%
Operating Temperature (Ambient)	T_L to T_H	0°C to 70°C Commercial Industrial Military -40°C to +85°C -55°C to +125°C

ELECTRICAL CHARACTERISTICS

(Over operating conditions unless otherwise noted)


Parameter	Symbol	Min	Typ ⁴	Max	Unit	Test Conditions
Input High Voltage -40°C to 85°C -55°C to 125°C	V_{IH}	2.0 2.4		$V_{CC} + 0.3$ $V_{CC} + 0.3$	V	
Input Low Voltage -40°C to 85°C -55°C to 125°C	V_{IL}	-0.3 -0.3		+0.8 +0.4	V	
Input High Voltage $\Phi 0$ (R65C02)	V_{IH0}	2.4		$V_{CC} + 0.3$	V	
Input Low Voltage $\Phi 0$ (R65C02)	V_{IL0}	-0.3		+0.4	V	
Input High Voltage $\Phi 2$ (IN) (R65C112)	V_{IH2}	$V_{CC} - 0.4$		$V_{CC} + 0.3$	V	
Input Low Voltage $\Phi 2$ (IN) (R65C112)	V_{IL2}	-0.3		+0.4	V	
Input Leakage Current NMI, IRQ, BE, RDY, $\overline{RES}$, $\overline{SO}$ $\Phi 2$ (IN), $\Phi 0$ (IN), XTLI	I_{IN}	— —		-50 1.0	μ A	$V_{IN} = 0V$ to 5.25V $V_{CC} = 0V$
Three-State (Off State) Input Current Data Lines	I_{TSI}	—		10	μ A	$V_{IN} = 0.4V$ to 2.4V $V_{CC} = 5.25V$
Output High Voltage SYNC, Data, A0-A15, R/W, $\Phi 1$ (OUT), $\Phi 2$ (OUT), $\Phi 4$ (OUT), $\overline{ML}$	V_{OH}	2.4		—	V	$V_{CC} = 4.75V$ $I_{LOAD} = -100 \mu A$
Output Low Voltage SYNC, Data, A0-A15, R/W, $\Phi 1$ (OUT), $\Phi 2$ (OUT), $\Phi 4$ (OUT), $\overline{ML}$	V_{OL}	—		+0.4	V	$V_{CC} = 4.75V$ $I_{LOAD} = 1.6 mA$
Supply Current Standby ⁴ Active (R65C02) Active (R65C102) Active (R65C112) Low Power (R65C02) Low Power (R65C102) Low Power (R65C112)	I_{CC}	— — — — — — —	2 2.6 5 2 1.5 3 0.7	10 4 7 4 2 5 1	μ A mA/MHz mA/MHz mA/MHz mA/MHz mA/MHz mA/MHz	$V_{CC} = 5.0V$ RDY = 0 RDY = 0 RDY = 0
Capacitance NMI, IRQ, $\overline{SO}$, BE, RDY SYNC, Data, A0-A15, R/W, $\Phi 1$ (OUT), $\Phi 2$ (OUT), $\Phi 4$ (OUT), $\overline{ML}$, XTLO $\Phi 0$ (IN), XTLI $\Phi 2$ (IN)	C_{IN} C_{OUT} C_0 C_2	— — — —		7 10 10 30	pF	$V_{CC} = 5.0V$ $V_{IN} = 0V$ $V_{IN} = 0V$ $f = 1 MHz$ $T_A = 25^\circ C$

Notes:

1. All units are direct current (dc).
2. Negative sign indicates outward current flow, positive indicates inward flow.
3. IRQ and NMI require external pull-up resistor.
4. Typical values shown for $V_{CC} = 5.0V$ and $T_A = 25^\circ C$.


PACKAGE DIMENSIONS

40-PIN CERAMIC DIP




DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	50.29	51.31	1.980	2.020
B	15.11	15.86	0.595	0.625
C	2.54	4.19	0.100	0.165
D	0.38	0.53	0.015	0.021
F	0.76	1.27	0.030	0.050
G	2.54 BSC		0.100 BSC	
H	0.76	1.78	0.030	0.070
J	0.20	0.33	0.008	0.013
K	2.54	4.19	0.100	0.165
L	14.60	15.37	0.575	0.605
M	0°	10°	0°	10°
N	0.51	1.52	0.020	0.060

40-PIN PLASTIC DIP




DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	51.82	52.32	2.040	2.060
B	13.46	13.97	0.530	0.550
C	3.56	5.08	0.140	0.200
D	0.38	0.53	0.015	0.021
F	1.02	1.52	0.040	0.060
G	2.54 BSC		0.100 BSC	
H	1.65	2.16	0.065	0.085
J	0.20	0.30	0.008	0.012
K	3.30	4.32	0.130	0.170
L	15.24 BSC		0.600 BSC	
M	7°	10°	7°	10°
N	0.51	1.02	0.020	0.040


44-PIN PLASTIC LEADED CHIP CARRIER (PLCC)




TOP VIEW



SIDE VIEW



BOTTOM VIEW

SECTION A-A
TYP FOR BOTH AXIS (EXCEPT FOR BEVELED EDGE)

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	4.14	4.39	0.163	0.173
A1	1.37	1.47	0.054	0.058
A2	2.31	2.46	0.091	0.097
b	0.457 TYP		0.018 TYP	
D	17.45	17.60	0.687	0.693
D1	16.46	16.56	0.648	0.652
D2	12.62	12.78	0.497	0.503
D3	15.75 REF		0.620 REF	
e	1.27 BSC		0.050 BSC	
h	1.15 TYP		0.045 TYP	
J	0.25 TYP		0.010 TYP	
α	45° TYP		45° TYP	
R	0.89 TYP		0.035 TYP	
R1	0.25 TYP		0.010 TYP	