# RICOH R5436T Series

# 3 to 5 Serial Cell Li-Ion or Li-Polymer Battery Protection IC

NO.EA-322-191206

### OUTLINE

The R5436T is an overcharge, overdischarge and overcurrent protection IC for Li-ion or Li-polymer secondary battery. Overcharge, Overdischarge, Charge Overcurrent and Discharge Overcurrent for 3 to 5 serial cells can be detected. By cascade connection using the R5436T, it is also possible to protect 6-serial or more cells rechargeable battery pack. The R5436T provides a cell-balancing function to equalize imbalance between cells, and it provides an open-wire detection to detect a broken wire between a battery and the circuit board. The open-wire detection is optionally selectable.

# FEATURES

•	High Voltage Tolerant Process
	Absolute Maximum Ratings
•	Low Supply Current
	Normal operation with using 5 cells ·······Typ. 12.0 μA
	StandbyΤγρ. 6.0 μΑ
•	High-accuracy Voltage Detection
	Overcharge detection voltage (V <sub>DET1n</sub> <sup>(1)</sup> ) ···································
	Overcharge detection voltage accuracy ± 0.025 V (Ta = 25°C)
	Overdischarge detection voltage (V <sub>DET2n</sub> <sup>(1)</sup> ) ······2.0 V to 3.2 V (in 5 mV steps)
	Overdischarge detection voltage accuracy ± 2.5%
	Discharge overcurrent detection voltage1 (V <sub>DET31</sub> ) <sup>(2)</sup> ·····0.05 V to 0.25 V (in 10 mV steps)
	Discharge overcurrent detection voltage accuracy± 20mV
	Discharge overcurrent detection voltage2 Three times VDET31
	Short-circuit detection voltage <sup>(3)</sup> 0.25 V to 1.0 V (in 20 mV steps)
	Charge overcurrent detection voltage ·······0.05 V / -0.1 V / -0.2 V
	Charge overcurrent detection voltage accuracy ± 30 mV
	Overcharge release voltage
	Overdischarge release voltageVDET2n+0.0V to VDET2n+0.7V (in 50mV steps)
	-provided, max.value is 3.2V.
	Cell-balancing detection voltage (V <sub>CBDn</sub> <sup>(1)</sup> )·······3.45V to 4.45V (in 5 mV steps)
	Cell-balancing release voltageVCBDn-0.0V to VCBDn-0.4V (in 10mV steps)
•	Each Detection DelayTime
	Overcharge detection delay time1.0 sec
	Overdischarge detection delay time settable by external capacitor
	Discharge overcurrent detection delay time 1/2 settable by external capacitor
	Charge overcurrent detection delay time8 ms
	Short-circuit detection delay time
•	Zero Voltage Charging Available

<sup>&</sup>lt;sup>(1)</sup> V<sub>DET1n</sub>, V<sub>CBDn</sub>: n =1, 2, 3, 4, 5

<sup>&</sup>lt;sup>(2)</sup> Set to meet the following equation: (3×V<sub>DET31</sub>+0.05<0.8×V<sub>SHORT</sub>).

<sup>&</sup>lt;sup>(3)</sup> V<sub>DET32</sub> is not detected when V<sub>DET32</sub> is higher than V<sub>SHORT</sub>.

NO.EA-322-191206

- Overcharge Release Voltage Condition ..... Voltage release type
- Overdischarge Release Voltage Condition ..... Latch type / Voltage release type
- 3 to 5 Cells Selectable Battery Protection
- Delay Time Shortening Function
- Selectable Broken-wire Detection ...... Typ.1.25 s
- External NTC temperature protection function
- Package ······ TSSOP-28 (JEDEC: 173 MIL)

## **APPLICATIONS**

■ Li-ion/Li-polymer battery protection for electric tool and electric bicycle, etc.

# **RICOH**

### **SELECTION GUIDE**

In the R5436T, the set voltage, the delay time, and the optional function can be designated.

#### **Selection Guide**

Product Name	Package	Quantity per Reel	Pb Free	Halogen Free
R5436Txxx*\$-E2-FF	TSSOP-28	3,000 pcs	Yes	Yes

xxx: Specify a combination of the following set output voltages. Refer to Product Code List for details.

 $\begin{array}{l} V_{\text{DET1n}}^{(1)}: 3.6 \ V \ to \ 4.5 \ V \ in \ 5 \ mV \ steps \\ V_{\text{REL1n}}^{(1)}: V_{\text{DET1n}} - 0.1 \ V \ to \ V_{\text{DET1n}} - 0.4 \ V \ in \ 10 \ mV \ steps \\ V_{\text{CBDn}}^{(1)}: 3.45 \ V \ to \ 4.45 \ V \ in \ 5 \ mV \ steps \\ V_{\text{CBRn}}^{(1)}: V_{\text{CBDn}} - 0.0 \ V \ to \ V_{\text{CBDn}} - 0.4 \ V \ in \ 10 \ mV \ steps \\ V_{\text{DET2n}}^{(1)}: V_{\text{CBDn}} - 0.0 \ V \ to \ V_{\text{CBDn}} - 0.4 \ V \ in \ 10 \ mV \ steps \\ V_{\text{DET2n}}^{(1)}: 2.0 \ V \ to \ 3.2 \ V \ in \ 5 \ mV \ steps \\ V_{\text{REL2n}}^{(1)}: V_{\text{DET2n}} + 0.0 \ V \ to \ V_{\text{DET2n}} + 0.7 \ V \ in \ 50 \ mV \ steps \ (Max. \ 3.2 \ V) \\ V_{\text{DET31}}: 0.05 \ V \ to \ 0.25 \ V \ in \ 10 \ mV \ steps \\ V_{\text{DET32}}: \ Fixed \ to \ three \ times \ V_{\text{DET31}} \\ V_{\text{SHORT}}: \ 0.25 \ V \ to \ 1.0 \ V \ in \ 20 \ mV \ steps \\ V_{\text{DET4}}: -0.05V \ (\pm 30 \ mV), -0.1V \ (\pm 30 \ mV), \ or \ -0.2V \ (\pm 30 \ mV) \end{array}$ 

\*: Specify a combination of the following each detection delay time.

Code	tvdet1 (s)	tvdet2 (s)	tvdet31 (ms)	tvdet32 (ms)	tvdet4 (ms)	<b>t</b> sнокт (µ <b>s)</b>
В	1.0	3.60×C <sub>CT1</sub> (nF)	3.00×C <sub>CT2</sub> (nF)	t <sub>VDET31</sub> /6	8	330

#### \$: Specify a combination of the optional functions.

Code	Overcharge Released Type	Overdischarge Released Type	0 V Charging	Open-wire Detection
Α	Voltage Release	Latch	Available	Available
В	Voltage Release	Voltage Release	Available	Unavailable

<sup>&</sup>lt;sup>(1)</sup>  $V_{DET1n}$ ,  $V_{REL1n}$ ,  $V_{CBDn}$ ,  $V_{CBRn}$ ,  $V_{DET2n}$ ,  $V_{REL2n}$ : n =1, 2, 3, 4, 5

#### **Product Code List**

The product code is determined by the combination of the set output voltages (Overcharge Detection Voltage: V<sub>DET1n</sub>, Overcharge Release Voltage: V<sub>REL1n</sub>, Cell-balancing Detection Voltage: V<sub>CBDn</sub>, Cell-balancing Release Voltage: V<sub>CBRn</sub>, Overdischarge Detection Voltage: V<sub>DET2n</sub>, Overdischarge Release Voltage: V<sub>REL2n</sub>, Discharge Overcurrent Detection Voltage 1/2: V<sub>DET31</sub> / V<sub>DET32</sub>, Short-circuit Detection Voltage: V<sub>SHORT</sub>, Charge Overcurrent Detection Voltage: V<sub>DET4</sub>), the delay time code, and the optional function code.

Product Name	Set Output Voltage (V)									
(Product Code)	<b>V</b> DET1n	<b>V</b> <sub>REL1n</sub>	VCBDn	VCBRn	V <sub>DET2n</sub>	V <sub>REL2n</sub>	V <sub>DET31</sub>	V <sub>DET32</sub>	VSHORT	V <sub>DET4</sub>
R5436T <b>401</b> BA	4.225	4.175	4.125	4.125	3.000	3.200	0.100	0.300	0.700	-0.100
R5436T <b>502</b> BA	4 250	4.100	4.200	4.190	2.500	3.000	0.100	0.300	0.420	-0.050
R5436T <b>502</b> BB	4.250	4.100	4.200	4.190	2.500	3.000	0.100	0.300	0.420	-0.050
R5436T <b>503</b> BA	4.250	4.150	4.200	4.190	2.800	3.200	0.100	0.300	0.420	-0.050
R5436T <b>503</b> BB	4.230	4.150	4.200	4.190	2.000	3.200	0.100	0.300	0.420	-0.050
R5436T <b>504</b> BA	4.280	4.220	4.180	4.170	2.500	3.000	0.100	0.300	0.420	-0.050
R5436T <b>504</b> BB	4.200	4.220	4.100	4.170	2.500	3.000	0.100	0.300	0.420	-0.050
R5436T <b>505</b> BA	3.800	3.500	3.550	3.540	2.200	2.500	0.080	0.240	0.300	-0.050
R5436T <b>505</b> BB	3.800	3.500	3.550	3.540	2.200	2.500	0.080	0.240	0.300	-0.050
R5436T <b>506</b> BA	3.800	3.600	3.600	3.550	2.750	3.000	0.150	0.450	0.450	-0.050
R5436T <b>507</b> BA	4.200	4.170	4.160	4.150	2.800	3.000	0.100	0.300	0.420	-0.050
R5436T <b>508</b> BA	3.650	3.450	3.550	3.530	2.000	2.500	0.100	0.300	0.420	-0.050
R5436T <b>508</b> BB	3.030	5.450	5.550	5.550	2.000	2.500	0.100	0.500	0.420	-0.030
R5436T <b>509</b> BA	4.350	4.150	4.300	4.290	2.700	3.000	0.100	0.300	0.420	-0.050
R5436T <b>510</b> BA	4.250	4.100	4.225	4.215	2.500	3.000	0.100	0.300	0.420	-0.050
R5436T <b>511</b> BA	4.250	4.150	4.200	4.190	2.750	3.000	0.080	0.240	0.300	-0.050
R5436T <b>511</b> BB	4.230	4.150	4.200	4.190	2.750	3.000	0.060	0.240	0.300	-0.050
R5436T <b>513</b> BB	4.400	4.250	4.350	4.340	2.700	3.000	0.100	0.300	0.420	-0.050
R5436T <b>514</b> BB	4.250	4.150	4.200	4.190	2.150	2.250	0.250	0.750	1.000	-0.200
R5436T <b>515</b> BB	3.650	3.450	3.550	3.530	2.300	3.000	0.100	0.300	0.420	-0.050
R5436T <b>516</b> BA	4.180	4.150	4.160	4.150	2.750	2.850	0.100	0.300	0.420	-0.050
R5436T <b>517</b> BB	4.180	4.150	4.145	4.135	2.800	2.900	0.050	0.150	0.250	-0.050

NO.EA-322-191206

# **BLOCK DIAGRAM**



R5436T Block Diagram

NO.EA-322-191206

### **PIN DESCRIPTIONS**



#### R5436T (TSSOP-28) Pin Configuration

R5436T F	Pin Desc	ription
----------	----------	---------

Pin No.	Symbol	Description
1	CTLC	COUT control pin
2	CTLD	DOUT control pin
3	COUT	Overcharge detection output pin, Pch. open-drain output
4	VMP	Charger negative input pin
5	DRAIN	FET's gate connection pin for discharge overcurrent release voltage
6	DOUT	Overdischarge detection output pin, CMOS output
7	VHC	Transmission pin for VMP input signal
8	SENS	Current sense pin
9	VR	Internal VR output pin
10	TEP	Temperature protection input pin
11	VSS	Ground pin for the IC
12	CT1	Capacitor (C <sub>CT1</sub> ) connection pin for setting t <sub>VDET2</sub>
13	CT2	Capacitor (C <sub>CT2</sub> ) connection pin for setting t <sub>VDET3</sub>
14	SEL1	3- / 4- / 5-cell selectable pins
15	SEL2	
16	VSS0	Negative terminal for CELL5
17	CB5	Cell balance control pin for CELL5
18	VC5	Positive terminal for CELL5
19	CB4	Cell balance control pin for CELL4
20	VC4	Positive terminal for CELL4
21	CB3	Cell balance control pin for CELL3
22	VC3	Positive terminal for CELL3
23	CB2	Cell balance control pin for CELL2
24	VC2	Positive terminal for CELL2
25	CB1	Cell balance control pin for CELL1
26	NC	No Connection
27	VC1	Positive terminal for CELL1
28	VDD	VDD pin

NO.EA-322-191206

### **ABSOLUTE MAXIMUM RATINGS**

$(Ta = 25^{\circ}C, V_{SS} = 0 V)$
------------------------------------

Symbol	Parameter	Rating	Unit
Vdd	Supply voltage	-0.3 to 30	V
V <sub>C1</sub>	CELL1 positive input pin voltage	$V_{C2}$ =0.3 to $V_{C2}$ =6.5	V
$V_{C2}$	CELL2 positive input pin voltage	$V_{C3}$ -0.3 to $V_{C3}$ +6.5	V
V <sub>C3</sub>	CELL3 positive input pin voltage	$V_{C4}$ -0.3 to $V_{C4}$ +6.5	V
$V_{C4}$	CELL4 positive input pin voltage	$V_{C5}$ -0.3 to $V_{C5}$ +6.5	V
$V_{C5}$	CELL5 positive input pin voltage	$V_{SS0}$ -0.3 to $V_{SS0}$ +6.5	V
V <sub>SS0</sub>	CELL5 negative input pin voltage	-0.3 to V <sub>C5</sub> +0.3	V
$V_{MP}$	Charger negative input pin voltage	$V_{DD}$ -30 to $V_{DD}$ +0.3	V
V <sub>SEL1</sub>	SEL1 pin input voltage	-0.3 to V <sub>DD</sub> +0.3	V
$V_{SEL2}$	SEL2 pin input voltage	-0.3 to V <sub>DD</sub> +0.3	V
VCTLC	COUT control pin voltage	−0.3 to V <sub>DD</sub> +25 < 48	V
V <sub>CTLD</sub>	DOUT control pin voltage	−0.3 to V <sub>DD</sub> +25 < 48	V
VSENS	Current sense pin voltage	$V_{VR}$ -6.5 to $V_{VR}$ +0.3	V
V <sub>CT1</sub>	Delay time setting 1 pin voltage	-0.3 to V <sub>VR</sub> +0.3	V
V <sub>CT2</sub>	Delay time setting 2 pin voltage	-0.3 to V <sub>VR</sub> +0.3	V
Vtep	Temperature protection input pin voltage	-0.3 to V <sub>VR</sub> +0.3	V
Vcout	COUT pin output voltage	V <sub>DD</sub> -30 to V <sub>DD</sub> +0.3	V
Vdout	DOUT pin output voltage	-0.3 to V <sub>OH2</sub> +0.3	V
Vdrain	DRAIN pin output voltage	–0.3 to V <sub>OH3</sub> +0.3	V
V <sub>CB1</sub>	CB1 pin output voltage	V <sub>C2</sub> -0.3 to V <sub>C2</sub> +6.5	V
V <sub>CB2</sub>	CB2 pin output voltage	V <sub>C3</sub> -0.3 to V <sub>C3</sub> +6.5	V
V <sub>CB3</sub>	CB3 pin output voltage	V <sub>C4</sub> -0.3 to V <sub>C4</sub> +6.5	V
V <sub>CB4</sub>	CB4 pin output voltage	V <sub>C5</sub> -0.3 to V <sub>C5</sub> +6.5	V
V <sub>CB5</sub>	CB5 pin output voltage	-0.3 to 6.5	V
V <sub>VHC</sub>	VHC pin output voltage	V <sub>DD</sub> -3 to V <sub>DD</sub> +5	V
Vvr	VR pin output voltage	-0.3 to V <sub>VR</sub> +0.3	V
PD	Power Dissipation	Refer to Appendix "Power Di	ssipation"
Tj	Junction Temperature Range	-40 to 125	°C
Tstg	Storage Temperature Range	-55 to 125	°C

#### ABSOLUTE MAXIMUM RATINGS

Electronic and mechanical stress momentarily exceeded absolute maximum ratings may cause permanent damage and may degrade the life time and safety for both device and system using the device in the field. The functional operation at or over these absolute maximum ratings is not assured.

NO.EA-322-191206

# **RECOMMENDED OPERATING CONDITION**

Symbol	Parameter	Rating	Unit
V <sub>DD</sub>	Operating Input Voltage	2.5 to 25	V
Та	Operating Temperature Range	-40 to 85	°C

#### **RECOMMENDED OPERATING CONDITIONS**

All of electronic equipment should be designed that the mounted semiconductor devices operate within the recommended operating conditions. The semiconductor devices cannot operate normally over the recommended operating conditions, even if they are used over such conditions by momentary electronic noise or surge. And the semiconductor devices may receive serious damage when they continue to operate over the recommended operating conditions.

# RICOH

NO.EA-322-191206

# **ELECTRICAL CHARACTERISTICS**

 $V_{CELLn} = CELLn$  (Ex.  $V_{CELL1}$  is a voltage difference between VC1 and VC2) n = 1, 2, 3, 4, 5, unless otherwise noted.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit	Circuit
$V_{DET1n}$	CELLn overcharge detection voltage	At rising edge detection of supply voltage	V <sub>DET1n</sub> -0.025V	V <sub>DET1n</sub>	V <sub>DET1n</sub> +0.025V	V	А
V <sub>REL1n</sub>	CELLn overcharge release voltage	At falling edge detection of supply voltage	V <sub>REL1n</sub> -0.050V	V <sub>REL1n</sub>	V <sub>REL1n</sub> +0.050V	V	А
t∨det1	Overcharge detection delay time	$ \begin{array}{l} \text{VDD=VC1, V_{CELLn}=3.5V} \\ (n=2,3,4,5) \\ \text{V}_{CELL1}=3.5V \rightarrow 4.5V \end{array} $	0.7	1.0	1.3	S	В
t <sub>VREL1</sub>	Overcharge release delay time	$ \begin{array}{l} \text{VDD=VC1, V_{CELLn}=3.5V} \\ (n=2,3,4,5) \\ \text{V}_{CELL1}=4.5V \rightarrow 3.0V \end{array} $	11	16	21	ms	В
VCBDn	CELLn cell balance detection voltage	At rising edge detection of supply voltage	V <sub>CBDn</sub> -0.025V	VCBDn	V <sub>CBDn</sub> +0.025V	V	С
VCBRn	CELLn cell balance release voltage <sup>(2)</sup>	At falling edge detection of supply voltage	V <sub>CBRn</sub> -0.050V	V <sub>CBRn</sub>	V <sub>CBRn</sub> +0.050V or V <sub>CBDn</sub> +0.025V	V	С
tvcвd	CELLn cell balance detection delay time	$\begin{array}{l} \text{VDD=VC1,V_{CELLn}=3.5V (n=2,3,4,5)} \\ \text{V}_{CELL1=3.5V} \rightarrow \text{V}_{CBDn} \end{array}$	11	16	21	ms	С
$V_{DET2n}$	CELLn overdischarge detection voltage	At falling edge detection of supply voltage	V <sub>DET2n</sub> x 0.975V	V <sub>DET2n</sub>	V <sub>DET2n</sub> x1.025V	V	D
$V_{REL2n}$	CELLn overdischarge release voltage	At rising edge detection of supply voltage	V <sub>REL2n</sub> x 0.975V	$V_{REN2n}$	V <sub>REN2n</sub> x1.025V	V	D
ICT1	CT1 charging current	$\begin{array}{l} VDD=VC1, V_{CELLn}=3.5V \ (n=2,3,4,5) \\ V_{CELL1}=3.5V \ \rightarrow \ 1.5V \end{array}$	350	500	650	nA	Е
V <sub>DCT1</sub>	CT1 detection voltage	VDD=VC1,V <sub>CELLn</sub> =3.5V (n=2,3,4,5), V <sub>CELL1</sub> =1.5V	1.44	1.80	2.16	V	F
tvdet2	Overdischarge detection delay time	tvdet2=Cct1xVdct1/Ict1, Cct1=3.3nF	83	119	155	ms	-
tvrel2	Overdischarge release delay time	$\begin{array}{l} \text{VDD=VC1,V_{CELLn}=3.5V (n=2,3,4,5)} \\ \text{V}_{CELL1}=1.5V \rightarrow 3.5V \end{array}$	0.7	1.2	1.7	ms	G
V <sub>DET31</sub>	Discharge overcurrent detection voltage 1	VDD=VC1,V <sub>CELLn</sub> =3.5V, V <sub>MP</sub> =4.0V, At rising edge detection of SENS pin	Vdet31 -0.020V	Vdet31	V <sub>DET31</sub> +0.020V	V	Н
Vdet32	Discharge overcurrent detection voltage 2	VDD=VC1,V <sub>CELLn</sub> =3.5V, V <sub>MP</sub> =4.0V, At rising edge detection of SENS pin	V <sub>DET32</sub> -0.050V	Vdet32	V <sub>DET32</sub> +0.050V	V	Ι
V <sub>REL3</sub>	Discharge overcurrent release voltage	VDD=VC1, V <sub>CELLn</sub> =3.5V, SENS=0.0V, At falling edge detection of VMP pin	0.8	1.0	1.2	V	Н
ICT231	CT2 charge current 1	VDD=VC1, $V_{CELLn}$ =3.5V, SENS=V <sub>SS</sub> $\rightarrow$ 0.4V	350	500	650	nA	Ι

<sup>&</sup>lt;sup>(1)</sup> Refer to *TEST CIRCUITS* for detail information.

 $<sup>^{(2)}</sup>$  Max.value is equal to the lower value of V\_{CBRn}+0.050V or V\_{CBDn}+0.025V.

NO.EA-322-191206

 $V_{CELLn}$  = CELLn (Ex.  $V_{CELL1}$  is a voltage difference between VC1 and VC2) n = 1, 2, 3, 4, 5, unless otherwise noted.

R5436	ГхххВА / R5436Тххх	BB Electrical	Characteristics (	Continued)

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit	Circuit
Іст232	CT2 charge current 2	$\label{eq:VDD} \begin{array}{l} \mbox{VDD=VC1, V_{CELLn}=3.5V} \\ \mbox{SENS=V_{SS} \rightarrow 0.7V} \end{array}$	2.0	3.0	4.0	μA	I
V <sub>DCT2</sub>	CT2 detection voltage	VDD=VC1, V <sub>CELLn</sub> =3.5V SENS=0.4V, VMP=4.0V	1.20	1.50	1.80	V	J
tvdet31	Discharge overcurrent detection delay time 1	tvdet31 = Cct2×Vdct2/Ict231 Cct2=3.3nF	6.9	9.9	12.9	ms	-
tvdet32	Discharge overcurrent detection delay time 2	tvdet32 = Cct2xVdct2/Ict232 Cct2=3.3nF	1.1	1.65	2.2	ms	-
tvrel3	Discharge overcurrent release delay time	$\label{eq:VDD=VC1, VCELLn=3.5V,} \begin{split} & VDD=VC1, V_{CELLn=3.5V,} \\ & SENS=V_{SS,} \\ & V_{MP=4.0V {\rightarrow} V_{SS}} \end{split}$	0.7	1.2	1.7	ms	Н
Vshort	Short-circuit detection voltage	VDD=VC1, V <sub>CELLn</sub> =3.5V, V <sub>MP</sub> =4.0V, At rising edge detection of SENS pin	V <sub>SHORT</sub> x 0.8	Vshort	Vshort x 1.2	v	к
t <sub>SHORT</sub>	Short-circuit detection delay time	VDD=VC1, V <sub>CELLn</sub> =3.5V, SENS= $0.0V \rightarrow 2.0V$ , V <sub>MP</sub> = $4.0V$	230	330	430	μs	к
Vdet4	Charge overcurrent detection voltage	VDD=VC1, $V_{CELLn}=3.5V$ , $V_{MP}= -1.0V$ , At falling edge detection of SENS pin	V <sub>DET4</sub> -0.030V	Vdet4	V <sub>DET4</sub> +0.030V	V	L
V <sub>REL4</sub>	Charge overcurrent release voltage	VDD=VC1, V <sub>CELLn</sub> =3.5V At rising edge detection of VMP pin	0.05	0.1	0.15	V	L
tvdet4	Charge overcurrent detection delay time	VDD=VC1, V <sub>CELLn</sub> =3.5V, SENS=0.0V→-1.0V	5	8	11	ms	L
tvrel4	Charge overcurrent release delay time	VDD=VC1, V <sub>CELLn</sub> =3.5V, SENS=V <sub>SS</sub> , V <sub>MP</sub> =-1.0V→1.0V	0.7	1.2	1.7	ms	L
VIH1	SEL1 pin "High" input voltage	VDD=VC1, V <sub>CELLn</sub> =3.4V	V <sub>DD</sub> -0.3V		V <sub>DD</sub> +0.3V	V	М
VIM1	SEL1 pin "Middle" input voltage	VDD=VC1, V <sub>CELLn</sub> =3.4V	4.0		V <sub>DD</sub> /2-0.5V	V	М
V <sub>IL1</sub>	SEL1 pin "Low" input voltage	VDD=VC1, V <sub>CELLn</sub> =3.4V	$V_{SS}$ -0.3V		V <sub>SS</sub> +0.3V	V	М
V <sub>IH2</sub>	SEL2 pin "High" input voltage	VDD=VC1, V <sub>CELLn</sub> =3.4V	V <sub>DD</sub> -0.3V		V <sub>DD</sub> +0.3V	V	Ν
VIM2	SEL2 pin "Middle" input voltage	VDD=VC1, V <sub>CELLn</sub> =3.4V	4.0		V <sub>DD</sub> /2-0.5V	V	Ν
V <sub>IL2</sub>	SEL2 pin "Low" input voltage	VDD=VC1, V <sub>CELLn</sub> =3.4V	Vss-0.3V		Vss+0.3V	V	Ν
V <sub>CTLC1H</sub>	CTLC pin "High" threshold voltage 1	VDD=VC1, V <sub>CELLn</sub> =3.4V	17.5	18.1	18.7	V	0
Vctlc2h	CTLC pin "High" threshold voltage 2	VDD=VC1, V <sub>CELLn</sub> =3.4V	15.1	16.1	16.6	V	0
V <sub>CTLD1H</sub>	CTLD pin "High" threshold voltage 1	VDD=VC1, V <sub>CELLn</sub> =3.4V	17.5	18.1	18.7	V	Р
V <sub>CTLD2H</sub>	CTLD pin "High" threshold voltage 2	VDD=VC1, V <sub>CELLn</sub> =3.4V	15.1	16.1	16.6	V	Р

<sup>(1)</sup> Refer to *TEST CIRCUITS* for detail information.

NO.EA-322-191206

 $V_{CELLn}$  = CELLn (Ex.  $V_{CELL1}$  is a voltage difference between VC1 and VC2) n = 1, 2, 3, 4, 5, unless otherwise noted.

Symbol	Parameter	Condi	tions	Min.	Тур.	Max.	Unit	Circuit
tctld1	CTLD pin input delay time 1	VDD=VC1, $V_{CELLn} = 3.4V$ $CTLD=V_{DD}+0.5V$ $\rightarrow V_{DD}+1.7V$	R5436TxxxBB only		1.5	6	ms	Ρ
tctld2	CTLD pin input delay time 2	VDD=VC1, $V_{CELLn} = 3.4V$ $CTLD=V_{DD}+1.7V$ $\rightarrow V_{DD}+0.5V$	R5436TxxxBB only		1.5	6	ms	Ρ
V <sub>OL2</sub>	DOUT pin Nch. ON voltage	Iol=50µA, Vdd=Vc Vcelln =3.4V			0.1	0.5	V	Q
V <sub>OL3</sub>	DRAIN pin Nch. ON voltage	I <sub>OL</sub> =50µA, VDD=V V <sub>CELLn</sub> =3.4V			0.1	0.5	V	R
V <sub>OL4</sub>	CB1 pin Nch. ON voltage	I <sub>OL</sub> =50µA, VDD=V V <sub>CELLn</sub> =3.4V			Vc2+0.2V	Vc2+0.5V	V	S
$V_{OL5}$	CB2 pin Nch. ON voltage	I <sub>OL</sub> =50µA, VDD=V V <sub>CELLn</sub> =3.4V			Vc3+0.2V	V <sub>C3</sub> +0.5V	V	S
Vol6	CB3 pin Nch. ON voltage	I <sub>OL</sub> =50µA, VDD=V V <sub>CELLn</sub> =3.4V	′C1,		V <sub>C4</sub> +0.2V	Vc4+0.5V	V	S
Vol7	CB4 pin Nch. ON voltage	I <sub>OL</sub> =50µA, VDD=V V <sub>CELLn</sub> =3.4V	′C1,		V <sub>C5</sub> +0.2V	Vc5+0.5V	V	S
V <sub>OL8</sub>	CB5 pin Nch. ON voltage	I <sub>OL</sub> =50µA, VDD=V V <sub>CELLn</sub> =3.4V	′C1,		0.2V	0.5V	V	S
V <sub>OH1</sub>	COUT pin Pch. ON voltage	I <sub>OH</sub> =-50µA, VDD=' V <sub>CELLn</sub> =3.4V	VC1, CTLC=V <sub>SS,</sub>	V <sub>DD</sub> -0.5V	V <sub>DD</sub> -0.1V		V	Т
Vvr12	VR12V output voltage	I <sub>OH</sub> =-5μA, VDD=V V <sub>CELLn</sub> =3.4V The measured val current through D	lue by pulling	9.5	12	14	V	U
V <sub>OH2</sub> <sup>(2)</sup>	DOUT pin Pch. ON voltage	I <sub>OH</sub> = -50µA, VDD= CTLD= V <sub>SS</sub> , V <sub>CELLr</sub>		V <sub>VR12</sub> -0.5V	V <sub>VR12</sub> -0.1V		V	U
Voh3 <sup>(2)</sup>	DRAIN pin Pch. ON voltage	І <sub>ОН</sub> = -50µА, VDD= V <sub>CELL</sub> = 3.2V, SEN	⊧VC1, IS=VMP=4.0V	V <sub>VR12</sub> -0.5V	V <sub>VR12</sub> -0.1V		V	V
V <sub>OH4</sub>	CB1 pin Pch. ON voltage	I <sub>OH</sub> = -50µA, VDD= V <sub>CELLn</sub> =3.2V(n=2,3		V <sub>C1</sub> -0.5V	V <sub>C1</sub> -0.3V		V	W
V <sub>OH5</sub>	CB2 pin Pch. ON voltage	Іон= -50µA, VDD= V <sub>CELLn</sub> =3.2V (n=1,	VC1,Vc2=4.5V,	V <sub>C2</sub> -0.5V	V <sub>C2</sub> -0.3V		V	W
V <sub>OH6</sub>	CB3 pin Pch. ON voltage	Іон= -50µА, VDD= V <sub>CELLn</sub> =3.2V (n=1,	-VC1,Vc3=4.5V,	V <sub>C3</sub> -0.5V	V <sub>C3</sub> -0.3V		V	W
Voh7	CB4 pin Pch. ON voltage	Іон= -50µА, VDD= V <sub>CELLn</sub> =3.2V (n=1,	-VC1,V <sub>C4</sub> =4.5V,	V <sub>C4</sub> -0.5V	V <sub>C4</sub> -0.3V		V	W
V <sub>OH8</sub>	CB5 pin Pch. ON voltage	Іон= -50µА, VDD= V <sub>CELLn</sub> =3.2V (n=1,	=VC1,Vc5=4.5V,	V <sub>C5</sub> -0.5V	V <sub>C5</sub> -0.3V		V	W

<sup>&</sup>lt;sup>(1)</sup> Refer to *TEST CIRCUITS* for detail information.

<sup>&</sup>lt;sup>(2)</sup> When  $V_{DD} < V_{VR12}$ -0.1V, DOUT / DRAIN pin voltage (V<sub>OH2</sub>/V<sub>OH3</sub>) becomes almost equal to V<sub>DD</sub>.

NO.EA-322-191206

 $V_{CELLn}$  = CELLn (Ex.  $V_{CELL1}$  is a voltage difference between VC1 and VC2) n = 1, 2, 3, 4, 5, unless otherwise noted.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit	Circuit
ILCOUT	COUT pin off leakage- current	$\label{eq:VDD} \begin{array}{l} \text{VDD}=\text{VC1}, \ \text{V}_{\text{CELLn}}=3.4\text{V}, \ \text{C}_{\text{TLC}}=\text{V}_{\text{DD}}, \\ \text{C}_{\text{OUT}}=-14\text{V} \end{array}$	-0.1			μA	х
Vvr	VR output voltage	VDD=VC1, V <sub>CELLn</sub> =3.4V	3.5	3.6	3.7	V	Y
Vt_det	Detection voltage of TEP temperature protection	VDD=VC1, V <sub>CELLn</sub> =3.4V	Vt_det -0.027	VT_DET <sup>(2)</sup>	V <sub>T_DET</sub> +0.035	V	Z
$V_{T\_REL}$	Release voltage of TEP temperature protection	VDD=VC1, V <sub>CELLn</sub> =3.4V	V <sub>T_REL</sub> -0.043	$V_{T_{REL}^2}$	V <sub>T_REL</sub> +0.050	V	Z
tt_det	TEP detection delay time	VDD=VC1, V <sub>CELLn</sub> =3.4V, V <sub>TEP</sub> =0V→2V	5	8	11	ms	Z
t <sub>T_REL</sub>	TEP release delay time	VDD=VC1, V <sub>CELLn</sub> =3.4V, V <sub>TEP</sub> =2V→0V	11	16	21	ms	Z
t∟⊤	Broken wire scanning cycle	VDD=VC1, V <sub>CELLn</sub> =V <sub>CBDn</sub> +0.05V	0.7	1.25	1.8	S	а
Vнсо1	VHC pin Nch. ON voltage 1	$I_{OH}$ = 2µA, VDD=VC1, V <sub>CELLn</sub> =3.4V, V <sub>MP</sub> =0V	14.5	15.5	16.5	V	с
V <sub>HCO2</sub>	VHC pin Nch. ON voltage 2	$I_{OH}$ =10µA, VDD=VC1, V <sub>CELLn</sub> =3.4V, V <sub>MP</sub> =0V		V <sub>HC1</sub> +0.3	V <sub>HC1</sub> +0. 5	V	с
ILVHC	VHC pin off leakage- current	VDD=VC1, V <sub>CELLn</sub> = $3.4$ V, V <sub>MP</sub> = $0.5$ V, V <sub>HC</sub> = $32$ V			0.1	μA	b
Iss1	Supply current 1	VDD=VC1, C <sub>OUT</sub> =OPEN V <sub>CELLn</sub> =V <sub>DET1n</sub> - 0.4V		12	30	μA	d
Iss2	Supply current 2	VDD=VC1, C <sub>OUT</sub> =OPEN V <sub>CELLn</sub> =1.5V		6	12	μA	d
VSTB	Power ON voltage at standby mode	VDD=VC1=1.5V, V <sub>CELLn</sub> =3.4V (n=2,3,4,5), At rising edge detection of VMP pin	0.9	1.13	1.35	V	н

R5436TxxxBA / R5436TxxxBB Characteristics (Continued)

<sup>&</sup>lt;sup>(1)</sup> Refer to *TEST CIRCUITS* for detail information.

 $<sup>^{(2)}</sup>$  V<sub>T\_DET</sub>=20/21\*VvR, V<sub>T\_REL</sub>=27/29\*VvR (VvR:VR pin output voltage)

NO.EA-322-191206

#### **TEST CIRCUITS**







**RICOH** 



 $(\Pi)$ 

≶

NO.EA-322-191206



**RICOH** 

# RICOH









15

#### R5436T

NO.EA-322-191206

NO.EA-322-191206



**RICOH** 

# RICOH









NO.EA-322-191206

# RICOH









NO.EA-322-191206

R5436T

NO.EA-322-191206



NO.EA-322-191206



# THEORY OF OPERATION

#### **Overcharge Detection: VD1-n (n = 1, 2, 3, 4, 5)**

During charging, the device supervises the voltage between VC1 and VC2 pins (the CELL1 voltage), the voltage between VC2 and VC3 pins (the CELL2 voltage), the voltage between VC3 and VC4 pins (the CELL3 voltage), the voltage between VC4 and VC5 pins (the CELL4 voltage), and the voltage between VC5 and VSS0 pins (the CELL5 voltage). If at least one of the cells' voltage becomes more than the overcharge detection voltage, the overcharge is detected, and COUT pin connected to an external pull-down resistor becomes "Hi-z", and it makes the external Nch.FET turn off. Then, the charging stops.

After detecting the overcharge, when all the cell voltage become lower than the overcharge detection voltage by connecting a load, COUT pin becomes "High", and it makes the external Nch. FET turn on, and the charging restarts. Even If all the cell voltage become lower than the overcharge release voltage with no load, COUT pin becomes "High" and the charging is available.

The device has internal fixed output delay times for overcharge detection and overcharge release. When the output delay time passes while any one of cell voltages is more than the overcharge detection voltage, the overcharge is detected. However, all cell voltage becomes lower than the overcharge detection voltage within the overcharge detection delay time, even if any one of cells' voltage becomes more than the overcharge detection detectage is not detected.

Besides, after detecting the overcharge, any one of their cell voltages becomes more than the overcharge release voltage within the overcharge release delay time, even if all the cell voltage becomes lower than the overcharge release voltage, the device does not release from the overcharge.

#### Overdischarge Detection: VD2-n (n = 1, 2, 3, 4, 5)

During discharging, the device supervises the voltage between VC1 and VC2 pins (the CELL1 voltage), the voltage between VC2 and VC3 pins (the CELL2 voltage), the voltage between VC3 and VC4 pins (the CELL3 voltage), the voltage between VC4 and VC5 pins (the CELL4 voltage), and the voltage between VC5 and VSS0 pins (the CELL5 voltage). If at least one of the cells' voltage becomes less than the overdischarge detection voltage, the overdischarge is detected, and DOUT pin becomes "Low", and it makes the external Nch.FET turn off. Then, the discharging stops.

The release condition from the overdischarge detection is different depending on optional functions. One is the latch type, after detecting the overdischarge, when the battery becomes higher than the overdischarge release voltage by connecting a charger, DOUT pin becomes "High". And, the other is the voltage release type, when the cell voltage becomes higher than the overdischarge release voltage, the device releases from the overdischarge even if the charger is not connected, and DOUT pin becomes "High".

An output delay time for overdischarge detection is settable by the external capacitor ( $C_{CT1}$ ) connected to CT1 pin. When the output delay time passes while any one of each cell voltage is lower than the overdischarge detection voltage, the overdischarge is detected. However, all cell voltage becomes higher than the overdischarge detection voltage within the overdischarge detection delay time even if any one of cells' voltage becomes lower than the overdischarge detection voltage, the overdischarge detection voltage, the overdischarge detection delay time even if any one of cells' voltage becomes lower than the overdischarge detection voltage, the overdischarge is not detected. An output delay time for overdischarge release is fixed internally.

#### NO.EA-322-191206

After detecting the overdischarge, the device stops unnecessary circuits to reduce the consumption current to a minimum when VMP pin becomes "High". DOUT pin, which is CMOS output, outputs the internal regulator's voltage (about 12 V) at "High" level and outputs VSS pin voltage at "Low" level.

#### Discharge Overcurrent Detection: VD3-n (n = 1, 2) and Short-circuit Detection

During discharging, the device supervises SENS pin voltage (V<sub>SENS</sub>).

The discharge overcurrent is detected when SENS pin voltage ( $V_{SENS}$ ) becomes in between the discharge overcurrent detection voltage ( $V_{DET3n}$ ) and the short-circuit detection voltage ( $V_{SHORT}$ ) owing to a large load, and the short-circuit is detected when  $V_{SENS}$  becomes more than  $V_{SHORT}$ . Then, to prevent from flowing large current to circuits, DOUT pin is set to "Low" and the external FET is turned OFF.

The device has two detection threshold to detect the discharge overcurrent. Each detection threshold has the output delay time each other. The discharge overcurrent detection delay time 2 ( $t_{VDET32}$ ) is set to be shorter than the discharge overcurrent detection delay time 1 ( $t_{VDET31}$ ). An output delay time for discharge overcurrent detection is settable by the external capacitor ( $C_{CT2}$ ) connected to CT2 pin. When  $V_{SENS}$  becomes lower than  $V_{DET3n}$  within the output delay time even if  $V_{SENS}$  is in between  $V_{DET3x}$  and  $V_{SHORT}$ , the discharge overcurrent is not detected. The output delay times for discharge overcurrent release and short-circuit are fixed internally.

Connect an external resistor for discharge overcurrent release among each drain of the external FETs connected to DRAIN, COUT, and DOUT pins. After detecting the discharge overcurrent, or the short-circuit, turn ON the external FET connected to DRAIN pin, and connect a resistor for overcurrent release to VSS. When load is released and opened after detecting the discharge overcurrent or the short-circuit, The VMP pin voltage (V<sub>VMP</sub>) is pulled-down to VSS via the resistor for the overcurrent release, and V<sub>VMP</sub> becomes less than V<sub>REL3</sub>. After a certain delay time, the discharge overcurrent detection state or the short-circuit detection state is released. When the discharge overcurrent detection is released, the external FET connected to DRAIN pin is turned OFF, and the resistor for the overcurrent release is disconnected from VSS.

#### **Charge Overcurrent Detection: VD4**

During charging or discharging, the device supervises SENS pin voltage (V<sub>SENS</sub>). When a large current flows by charging with an inappropriate charger, SENS pin voltage becomes less than the charge overcurrent detection voltage, and the charge overcurrent is detected. COUT pin with the external pull-down resistor becomes "Hi-z". And, tuning OFF the external FET can prevent from flowing large current to circuits.

When SENS pin voltage (V<sub>SENS</sub>) becomes higher than V<sub>DET4</sub> within the output delay time even if V<sub>SENS</sub> becomes lower than the charge overcurrent detection voltage, the charge overcurrent is not detected. The output delay times for charge overcurrent detection and charge overcurrent release are fixed internally.

To release from the charge overcurrent, connect a load without the charger, and VMP pin voltage has to become higher than the charge overcurrent release voltage over the charge overcurrent release delay time.

NO.EA-322-191206



NO.EA-322-191206



**Overdischarge / Discharge Overcurrent / Short-circuit Operation Timing Chart** 

NO.EA-322-191206

#### Standby Mode

This device can change from normal mode to standby mode when overdischarge is detected and VMP pin voltage ( $V_{VMP}$ ) becomes higher than  $V_{STB}$ . In the standby mode, the device stops unnecessary circuits to reduce the consumption current to a minimum. At that time, VR pin output voltage becomes equal to the V<sub>SS</sub> level. And, this device can return to the normal mode when  $V_{VMP}$  becomes lower than  $V_{STB}$  by connecting a charger.

#### **Cell Imbalance**

When any one of CELLs detects an overcharge and either one detects an overdischarge, COUT pin becomes "Hi-z" and DOUT pin becomes "Low".

#### SEL1 and SEL2 Pins

SEL1 and SEL2 pins are switching-control pins to select among 3- / 4- / 5-cell protection. When using for the 4-cell protection, connecting SEL1 pin to VSS and the SEL2 pin to VDD is required to stop the 5<sup>th</sup> cell protection circuit and shut signals. The overdischarge is not detected when VC5 pin is shortened to VSS0. When using for the 3-cell protection, likewise, connecting SEL1 pin to VDD and SEL2 pin to VSS is required to stop the 5<sup>th</sup> and 4<sup>th</sup> cells protection circuits and shut signals. The overdischarge is not detected when VC5 pins are shortened to VSS0. SEL1 / SEL2 pin must be fixed to VDD / VSS when using the 3- / 4- / 5- cell protection. Setting SEL1 and SEL2 pins can select disabling/enabling the open-wire detection<sup>(1)</sup> and the shorten mode 1/2. Refer to the following table for details of the operation mode.

Input Voltage <sup>(2)</sup>		Organitian Made
SEL1 Pin	SEL2 Pin	Operation Mode
High	High	Enable the 5-cell protection mode
Low	High	Enable the 4-cell protection mode
High	Low	Enable the 3-cell protection mode
Low	Low	Disable the open-wire detection mode for 5-cell protection
Low	Middle	Disable the open-wire detection mode for 4-cell protection
Middle	Low	Disable the open-wire detection mode for 3-cell protection
Middle	Middle	Enable the delay time shorten mode 1 (approx.1/70) for 5-cell protection
Middle	High	Enable the delay time shorten mode 2 (approx.4 ms) for 5-cell protection
High	Middle	Enable the open-wire detecting test for 5-cell protection

#### **Operation Modes**

<sup>&</sup>lt;sup>(1)</sup> R5436TxxxBB does not support the open-wire detection.

<sup>&</sup>lt;sup>(2)</sup> "High": VDD level, "Middle": (VDD/2-0.5) V to (VDD-3) V, "Low": VSS level

#### **CTLC and CTLD Pins**

When using cascade connection, the R5436T can transfer each state of overcharge, overdischarge, and openwire detections by connecting between COUT and CTLC pins and between DOUT and CTLD pins. When not using it, CTLC and CTLD pins must be connected to VSS.

When CTLC / CTLD pin voltage is higher than the value of "High" threshold voltage 1 ( $V_{CTLC1H} / V_{CTLD1H}$ ), or when CTLC / CTLD pin voltage is lower than the value of "High" threshold voltage 2 ( $V_{CTLC2H} / V_{CTLD2H}$ ), COUT / DOUT pin becomes "High" after normal operation. By applying a voltage of between  $V_{CTLC1H}$  and  $V_{CTLC2H}$  to CTLC pin, COUT pin with an external pull-down resistor becomes "Hi-z" forcedly. And, by applying a voltage of between  $V_{CTLD1H}$  and  $V_{CTLD2H}$  to CTLD pin, DOUT pin with an external pull-down resistor becomes "Hi-z" forcedly. And, by applying a voltage of between the control pins (CTLC and CTLD pins open. The following table indicates a relationship between the control pins (CTLC and CTLD) and the state of the external FETs for COUT and DOUT pins.

#### External FET's state by CTLx pins

External FET's state by CTLx pins		_
CTLC / CTLD pins	External FET for COUT / DOUT pins	
2VDD to VCTLC1H / VCTLD1H	ON (Normal operation)	_
Vctlc1h / Vctld1h to Vctlc2h / Vctld2h	Forced OFF	_
Vss to Vctlc2H / Vctld2H	ON (Normal operation)	_
When V <sub>DD</sub> = 17 V (Refer to <i>"Electrical Characteristics"</i> ) VcтLc1н / VcтLD1н: Typ.18.1 V VcтLc2н / VcтLD2н: Typ.16.1 V	, Input voltage CTLC/CTLD VDD2	
		(1) Normal mode
	18.1V	
	VDD (VDD=17V)	(2) Forced OFF
		(1) Normal mode
	vss 🗕	

#### CT1 and CT2 Pins

CT1 and CT2 pins are used for setting each output delay time of the overdischarge detection ( $t_{VDET2}$ ), and the discharge overcurrent detection 1/2 ( $t_{VDET31}$  /  $t_{VDET32}$ ) by connecting external capacitors C<sub>CT1</sub> and C<sub>CT2</sub>.  $t_{VDET2}$  can be set with CT1 pin.  $t_{VDET31}$  and  $t_{VDET32}$  can be set with CT2 pin. Each delay time can be calculated by following Equation 1:

CV = i∆t ····· Equation 1

 Delay time (t<sub>VDET2</sub>) setting with external capacitor (C<sub>CT1</sub>) By substitution of Equation1,

 $t_{VDET2} = C_{CT1} \times V_{DCT1} / I_{CT1}$ .....Equation 2

If  $C_{CT1} = 33$  nF,  $V_{DCT1} = 1.8$  V,  $I_{CT1} = 500$  nA (Refer to *"Electrical Characteristics"*). When substituting values to Equation 2,  $t_{VDET2}$  is as follow;

tvDET2 = 33 nF x 1.8 V / 500 nA = 118.8 ms

 Delay time (tvDET31, tvDET32) setting with external capacitor (CCT2) By substitution of Equation1,

$t_{VDET31} = C_{CT2} \times V_{DCT2} / I_{CT2} \dots I_{CT2}$	Equation 3
tvdet32 = tvdet31 / 6	Equation 4

If  $C_{CT1} = 3.3 \text{ nF}$ ,  $V_{DCT1} = 1.5 \text{ V}$ ,  $I_{CT1} = 500 \text{ nA}$  (Refer to *"Electrical Characteristics"*). When substituting values to Equation 3 / Equation 4,  $t_{VDET31}$  and  $t_{VDET32}$  are as follow;

 $t_{VDET31} = 3.3 \text{ nF} \times 1.5 \text{ V} / 500 \text{ nA}$ = 9.9 ms  $t_{VDET32} = 9.9 \text{ ms} / 6$ = 1.65 ms

#### **Cell Balance Function**

When the cell voltage exceeds the cell balance detection voltage ( $V_{CBDn}$ , n=1,2,3,4,5), CBn pin become "High" by cell balancing. By turning ON an external Nch. FET for cell balance, a current flows through the discharge path in parallel with the cell in order to reduce the charging current or to discharge the cell voltage. And, when the cell voltage is less than the cell balance release voltage ( $V_{CBRn}$ , n=1,2,3,4,5), CBn pin become

NO.EA-322-191206

"Low" after the cell balancing is released, and the external Nch. FET is turned OFF. When not using this function, CBn pin must be open.



**CELL1 Balancing Timing Chart** 

NO.EA-322-191206



CELL1/2 Balancing Timing Chart

NO.EA-322-191206

#### **Open-wire Detection (R5436TxxxBA only)**

When using the 5-cell protection, the voltage of VDD (= VC1) becomes lower than VC2 voltage if the connection between the battery and VDD (= VC1) is open. And, the voltage of VSS (= VSS0) becomes higher than VC5 voltage if the connection between the battery and VSS (= VSS0) is open. The voltage variation is detected as "Open-wire". When the open-wire is detected, COUT becomes "HI-z" and DOUT becomes "Low". But, if VC1 or VSS0 line is cut off when each VC1 and VSS0 pins are connected with separate lines, only DOUT pin will become "Low". Likewise, as for an open-wire detection between VDD and VSS pins, if VDD or VSS line is cut off, COUT pin will become "Hi-z" and DOUT pin will become "Low".

Open-wire detection for VC2, VC3, VC4, and VC5 is performed at interval of 1.25 seconds. The cell switch for VC1, VC3, and VC5 and the cell switch for VC2 and VC4 are alternately turned ON by even\_sw and odd\_sw signals. The internal impedance between pins, which are turned the switch ON, is lowered for about 140 ms. If not detecting the open-wire, this cycle will exit and the next cycle will start. If detecting the open-wire, the VC voltage will be shifted according to the difference of the internal impedance caused by turning ON either of two switches. This voltage change is detected during the delay time of 0.5 ms or more, the open-wire detection works. Then, COUT pin becomes "Hi-z" and DOUT pin becomes "Low". By applying a certain voltage to SEL1 and SEL2 pins, the open-wire detection for VC2, VC3, VC4, and VC5 is disabled. The open-wire detection is disabled even when this device is in standby mode - but the open-wire detection for VDD and VSS lines is enabled.

When using the 10-cell protection, if VSS of the higher-voltage device and VDD of the lower-voltage device in cascade connection are connected with the battery's line, an open-wire in this line cannot be detected.

#### [Limitations of Open-wire detection for VC2, VC3, VC4, and VC5]

When using the open-wire detection for VC2, VC3, VC4, and VC5, confirm the limitations below:

- The cycle time of open-wire detection is 1.25 second, and the open-wire detection is performed for 140 ms in each cycle. The device controls these internal-set times.
- When the battery voltage is lower even when this device is not in standby, an open-wire might not be detected due to some factors: the device's distribution, the cell balancing in the battery, the operating environment, the characteristics of the external components, etc.
- During the overcharge detection delay time, the device does not shift to the open-wire detection until the overcharge detection is finished. The overcharge detection does not start even if the battery voltage is higher than the overcharge detection voltage. After the completion of the open-wire detection, the overcharge detection will start if the battery voltage is more than the overcharge detection voltage. That is, the overcharge detection delay time increases for the time required for the open-wire detection.
- Likewise, the device does not shift to the open-wire detection during the overdisharge detection delay time, and the device does not start the overdischarge detection when the battery voltage is less than the overdischarge detection voltage during the open-wire detection. But, after the completion of the open-wire detection, the overdischarge detection delay time increases for the time required for the open-wire detection.

NO.EA-322-191206





#### **Temperature Protection by External NTC**

The temperature protection is realized with VR and TEP pins. VR pin supplies a source voltage to be divided by a series of resistors of  $R_{TEP}$  and NTC. The divided voltage becomes an input to TEP pin.

When rising of the temperature under the NTC's supervising, TEP pin voltage, which is the divided voltage, rises depending on a reduction of the NTC resistance value. When the delay time ( $t_{T_DET}$ ) has passed while holding the divided voltage being higher than the temperature protection detection voltage ( $V_{T_DET}$ ), the temperature protection will function, and changing COUT pin to "Hi-z" and DOUT pin to "Low" can stop charging/ discharging. After the temperature falling, the delay time ( $t_{T_REL}$ ) has passed while holding the divided voltage being lower than the temperature protection release voltage ( $V_{T_REL}$ ), COUT and DOUT pins return "High", and charging / discharging is available.

VR pin cannot supply a large current because of supplying a source voltage for the voltage divider. In standby mode, the temperature protection stops since VR pin becomes "Low" to reduce the consumption current. When using the temperature protection at desired temperature, each resistance value of NTC and R<sub>TEP</sub> can be calculated by following Equation:

$$\frac{R_{TEP}}{R_{TEP} + R_{NTC}} \times VR = \frac{20}{21} \times VR$$

 $R_{\text{TEP}} = 20 R_{\text{NTC}}$ 

For example, when using the following requirements: NTC resistor: SNS104B24B24360FE1L050ET Available temperature for protection:  $65^{\circ}C$ R<sub>NTC</sub> = 17.63 k $\Omega$  (at 65°C)

Then,

 $R_{\text{TEP}} = 20 \text{ x } R_{\text{NTC}}$ = 352.6 (k $\Omega$ )

As a result, choose a nearest value and normal type resistance: RTEP=348KQ.

NO.EA-322-191206

# **APPLICATION INFORMATION**

Typical Application Circuits 1 3-cell Protection Battery Charger



Typical Application Circuit for 3-cell Protection Battery Charger

#### **Typical Application Circuits 2**



#### 4-cell Protection Battery Charger with Cell-balancing Disabled

Typical Application Circuit for 4-cell Protection Battery Charger with Cell-balancing Disabled



#### 4-cell Protection Battery Charger with Cell-balancing Enabled

Typical Application Circuit for 4-cell Protection Battery Charger with Cell-balancing Enabled

#### **Typical Application Circuits 3**

#### 5-cell Protection Battery Charger with Cell-balancing Enabled



Typical Application Circuit for 5-cell Protection Battery Charger with Cell-balancing Enabled
# **Typical Application Circuits 4**

### 6-cell Protection Battery Charger with Cell-balancing Enabled



Typical Application Circuit for 6-cell Protection Battery Charger with Cell-balancing Enabled

# **Typical Application Circuits 5**



Typical Application Circuit for 7-cell Protection Battery Charger with Cell-balancing Enabled

# **Typical Application Circuits 6**



Typical Application Circuit for 8-cell Protection Battery Charger with Cell-balancing Enabled

# **Typical Application Circuits 7**



Typical Application Circuit for 9-cell Protection Battery Charger with Cell-balancing Enabled

# **Typical Application Circuits 8**



Typical Application Circuit for 10-cell Protection Battery Charger with Cell-balancing Enabled

NO.EA-322-191206

# **Typical Application Circuits 9**



Typical Application Circuit for 11-cell Protection Battery Charger with Cell-balancing Enabled (Cascade Connection)

NO.EA-322-191206

# **Typical Application Circuits 10**



Typical Application Circuit for 12-cell Protection Battery Charger with Cell-balancing Enabled (Cascade Connection)

NO.EA-322-191206

# **Typical Application Circuits 11**



Typical Application Circuit for 13-cell Protection Battery Charger with Cell-balancing Enabled (Cascade Connection)

NO.EA-322-191206

# **Typical Application Circuits 12**



Typical Application Circuit for 14-cell Protection Battery Charger with Cell-balancing Enabled (Cascade Connection)

NO.EA-322-191206

# **Typical Application Circuits 13**



Typical Application Circuit for 15-cell Protection Battery Charger with Cell-balancing Enabled (Cascade Connection)

NO.EA-322-191206

Symbol	Value (Typ.)	Range	Unit	Remarks <sup>(1)</sup>
Rvddx	330	330 to 1000	Ω	Refer to Technical Note [1].
R <sub>VC1X</sub>	330	330 to 1000	Ω	
R <sub>VC2X</sub>	330	330 to 1000	Ω	Refer to <i>Technical Note</i> [2].
<b>R</b> vсзх	330	330 to 1000	Ω	
R <sub>VC4X</sub>	330	330 to 1000	Ω	
Rvc5x	330	330 to 1000	Ω	
R <sub>CB1X</sub>	100	Note [3]	Ω	
R <sub>CB2X</sub>	100	Note [3]	Ω	
<b>R</b> <sub>СВ3X</sub>	100	Note [3]	Ω	Refer to Technical Note [3].
R <sub>CB4X</sub>	100	Note [3]	Ω	
R <sub>CB5X</sub>	100	Note [3]	Ω	
Rsens	100	1 or more	mΩ	Depending on Set Value of Overcurrent
R <sub>SE</sub>	10	1 to 10	kΩ	Refer to Technical Note [4].
R <sub>DRAIN</sub>	75	Note [5]	kΩ	
R <sub>C01</sub>	1	Note [5]	MΩ	Refer to Technical Note [5].
R <sub>CO2</sub>	2	Note [5]	MΩ	
R <sub>VMP1</sub>	10	0.01 to 10	MΩ	
R <sub>VMP2</sub>	1	1	MΩ	Refer to Technical Note [6].
<b>R</b> <sub>VMP3</sub>	1	1	MΩ	
RCTLC	1	1 to 10	kΩ	-
RCTLD	10	10 to 100	kΩ	Refer to Technical Note [17].
Rucox, Rudo	3	3	MΩ	Refer to Technical Note [7] and [19].
Rvss	10	10	Ω	
C <sub>VSS1</sub>	1	1	μF	Refer to Technical Note [15].
C <sub>VSS2</sub>	1	0.1 to 1	μF	
CVDDX	1	0.1 to 1	μF	Refer to Technical Note [1].
C <sub>VC1X</sub>	0.1	0.1	μF	
C <sub>VC2X</sub>	0.1	0.1	μF	1
Сусзх	0.1	0.1	μF	Refer to Technical Note [2].
C <sub>VC4X</sub>	0.1	0.1	μF	
C <sub>VC5X</sub>	0.1	0.1	μF	
Сст1х	33	10 to 1000	nF	-

# **External Components**

 $\frac{^{(1)}}{^{(1)}}$  Refer to "Technical Notes for External Components" for details.

NO.EA-322-191206

Symbol	Typ.Value	Range	Unit	Remarks <sup>(1)</sup>
C <sub>CT2X</sub>	3.3	2.2 or more	nF	Refer to Technical Note [8].
CVRX	1	1	μF	Refer to Technical Note [9].
C <sub>CTLD</sub>	33	10 to 100	nF	Refer to Technical Note [17].
Синсх	10	3.3 to 10	nF	Refer to Technical Note [18].
ZDx	30	30 or less	V	Refer to <i>Technical Note [10].</i> Recommended Component: MM1Z30_0.5W_30V_J_SOD-123_EIC
R <sub>VHCX</sub>	5	5 to 10	MΩ	Refer to Technical Note [11].
RTEPX	350	300 and more	kΩ	Refer to <i>Technical Note</i> [12]. 100 k $\Omega$ level at ambient temperature
NTCx	100	100	kΩ	Refer to Technical Note [12].
SBD <sub>VSS</sub>		-	_	Refer to <i>Technical Note [15]</i> . Recommended Component: RB491D_SOT-23
Dx		_	_	Refer to <i>Technical Note [16]</i> . Recommended Component: 1N4148_100mA/100V_4nS_SOT-23
MCO		-	-	Defer to Technical Note [42]
MDO		-	-	Refer to <i>Technical Note [13]</i> .
MDR		_	-	Refer to Technical Note [14].

 $<sup>\</sup>frac{^{(1)}}{^{(1)}}$  Refer to "Technical Notes for External Components" for details.

#### **Component Selection Guide**

- The typical application circuit diagrams are just examples. The operation in application circuits is not guaranteed. Be sure to perform a sufficient evaluation with the external components under the actual usage conditions for selection.
- Be careful not to apply the overvoltage and the overcurrent which exceed the rating to the protection IC and external components. Especially, select an FET with enough current capacity to endure the large current because a large current might flow through the FET during the time between an overcharge detection a blown fuse.

#### **Technical Notes for External Components**

- (1) The voltage fluctuation is stabilized with R<sub>VDD</sub> and C<sub>VDD</sub>. If a small R<sub>VDD</sub> is set, in the case of the large transient may happen to the cell voltage, by the flowing current, the IC may be unstable. If a large R<sub>VDD</sub> is set, by the consumption current of the IC itself, the voltage difference between VDD pin and VC1 pin is generated, and unexpected operation may result. Therefore, the appropriate value range of R<sub>VDD</sub> is from 330Ω to 1kΩ. To make a stable operation of the IC, the appropriate value range of C<sub>VDD</sub> is from 0.1µF to 1.0µF.
- [2] R<sub>VCxx</sub>, C<sub>VCxx</sub> stabilize the voltage fluctuation. If large R<sub>VCxx</sub> is set, the detector threshold will be high because of the internal conduction current of the IC. The operation error of open-wire detector function may happen easily by the distribution of the ICs or environment. If small R<sub>VCxx</sub> is set, the effect by noise will be large. Therefore the appropriate value range of R<sub>VCxx</sub> is from 330Ω to 1kΩ. To make stable operation, use 0.1µF as C<sub>VCxx</sub>.
- [3] When the cell balance function is necessary, R<sub>CBxx</sub> must be chosen carefully with considering the bypass current, and consumption power by the bypass current, and the external MOSFET. Especially, if a small resistance (to set the large bypass current) is set, fully evaluation is necessary. If a large resistance (to set the small bypass current) is set, the time for cell balance will be long.
- [4] When the cascade connection is used, if short circuit is happened, by the short current and the RSENS enlarges the voltage, and as a result, if the voltage of SENS pin becomes larger than the VDD of the IC, during the short circuit output delay time, the current flows into SENS pin. Therefore, if a small R<sub>SE</sub> is set, a large current may flow into SENS pin. If a large R<sub>SE</sub> is set, the over-current detector threshold may shift. Therefore the appropriate value is around 10kΩ.
- [5] Choose appropriate values for R<sub>DRAIN</sub>, R<sub>CO1</sub>, and R<sub>CO2</sub> to satisfy the next equation, otherwise, the release from excess discharge current and short may be impossible.

 $R_{DRAIN} < V_{REL3} \times (R_{CO1} + R_{CO2}) / V_{DD}$ 

If small  $R_{CO1}$  or  $R_{CO2}$  is set, when the output of  $C_{OUT}$  is "H", the consumption current of protection circuit board increases. If large  $R_{CO1}$  or  $R_{CO2}$  is set, when the output of  $C_{OUT}$  is "Hi-z", the speed for pull-down the gate of the charge FET becomes slow and turning off the FET will be slow. Dividing between the "Hi-z" output and the resistance might be not enough to turn OFF the charge FET. If a small  $R_{DRAIN}$  is set, when the excess discharge current and short circuit is detected, the large current may flow until the load is removed.

- [6] When the cascade connection is used, if DOUT turns off, VMP pin is pulled up via  $R_{VMP}$  to the top cell. In this case, the current flows via  $R_{VMP}$  and the internal diode, therefore, appropriate value must be chosen (usually M $\Omega$  level). If the cascade connection is not used, around 10k $\Omega$  is acceptable.
- [7] Set R<sub>UCO</sub> to satisfy R<sub>UCO</sub>=R<sub>CO1</sub>+R<sub>CO2</sub>. If an extremely large resistance is set, when the output of C<sub>OUT</sub> is "Hi-Z", by the dividing resistance, CTLC pin may not be pulled down. If a small resistance is used, when the output of C<sub>OUT</sub> is "H", the consumption current via R<sub>UCO</sub> increases.
- [8] If a too small  $C_{CT2}$  is set, excess discharge current detector output delay time 2 becomes shorter than the short circuit output delay time. Therefore, use a capacitor with  $0.0022\mu$ F or more.
- [9] To make a stable VR output, it should connect a  $1.0\mu$ F capacitor to VR pin.
- [10] Considering the break-down of the resistors and capacitors to stabilize the fluctuation of the voltage, to avoid that the high voltage is directly forced to the IC, adding a zener diode is our recommendation. Connect the zener diode between VDD pin of the IC and VSS pin directly. (Refer to the typical application circuits.) Zener diode MM1Z30\_0.5W\_30V\_J\_SOD-123\_EIC is recommended.
- [11] When the cascade connection is used, the lower side IC can transfer the VMP signal to upper side IC through VHC pin by pulling up VHC pin to the upper side IC's VC5 level through RVHC. The recommended value of RVHC is 5MΩ. If the upper side IC works at 4-cell protection mode, VHC pin should be pulled up to upper side IC's VC4 level. If the upper side IC works at 3-cell protection mode, VHC pin should be pulled up to upper side IC's VC3 level.
- [12] The temperature protection function is realized by the voltage divider between a resistor of R<sub>TEP</sub> and an NTC thermistor. R<sub>TEP</sub> is equal to 20 times R<sub>NTC</sub> at the desired protecting temperature. Choose an NTC thermistor with a high resistance capability to reduce the IC consumption current since VR pin cannot supply a large current. Using the high-accuracy thermistor and resistor can be realized more high-accuracy temperature protection.

NO.EA-322-191206

- [13] As for the charge control FET (MCO) and the discharge control FET (MDO), be sure to perform a sufficient consideration of their maximum voltage tolerance, current rating, maximum power consumption and peak consumption when short-circuit.
- [14] As for the pull-down FET (MDR), be sure to perform a sufficient consideration to its maximum voltage tolerance.
- [15] Schottky Diode (SBD<sub>VSS</sub>) is required to prevent VSS pin voltage from being larger than VSS0 pin voltage.
- [16] Diode ( $D_X$ ) is required to prevent a drop in the VDD pin voltage ( $V_{DD}$ ), along with the battery voltage drop.
- [17]  $C_{CTLD}$  and  $R_{CTLD}$  make CTLD pin's transmission stable.
- [18]  $C_{VHC}$  makes VHC pin signal stable.

# POWER DISSIPATION

# TSSOP-28

PD-TSSOP-28-(85125)-JE-D

The power dissipation of the package is dependent on PCB material, layout, and environmental conditions. The following measurement conditions are based on JEDEC STD.51.

#### Measurement Conditions

Item	Measurement Conditions		
Environment	Mounting on Board (Wind Velocity = 0 m/s)		
Board Material	Glass Cloth Epoxy Plastic (Four-Layer Board)		
Board Dimensions	76.2 mm × 114.3 mm × 1.6 mm		
Copper Ratio	Outer Layers (First and Fourth Layers): Less than 10% of 60 mm Square Inner Layers (Second and Third Layers): 100% of 74.2 mm Square		
Through-holes	φ 0.85 mm × 44 pcs		

#### **Measurement Result**

(Ta = 25°C, Tjmax = 125°C)

	Measurement Result
Power Dissipation	1250 mW
Thermal Resistance	θja = (125 - 25°C) / 1.25 W = 80°C/W θjc = 25°C/W





#### Power Dissipation vs. Ambient Temperature

**Measurement Board Pattern** 

# PACKAGE DIMENSIONS

# TSSOP-28

Ver. A



TSSOP-28 Package Dimensions (Unit: mm)

- 1. The products and the product specifications described in this document are subject to change or discontinuation of production without notice for reasons such as improvement. Therefore, before deciding to use the products, please refer to Ricoh sales representatives for the latest information thereon.
- 2. The materials in this document may not be copied or otherwise reproduced in whole or in part without prior written consent of Ricoh.
- 3. Please be sure to take any necessary formalities under relevant laws or regulations before exporting or otherwise taking out of your country the products or the technical information described herein.
- 4. The technical information described in this document shows typical characteristics of and example application circuits for the products. The release of such information is not to be construed as a warranty of or a grant of license under Ricoh's or any third party's intellectual property rights or any other rights.
- 5. The products listed in this document are intended and designed for use as general electronic components in standard applications (office equipment, telecommunication equipment, measuring instruments, consumer electronic products, amusement equipment etc.). Those customers intending to use a product in an application requiring extreme quality and reliability, for example, in a highly specific application where the failure or misoperation of the product could result in human injury or death (aircraft, spacevehicle, nuclear reactor control system, traffic control system, automotive and transportation equipment, combustion equipment, safety devices, life support system etc.) should first contact us.
- 6. We are making our continuous effort to improve the quality and reliability of our products, but semiconductor products are likely to fail with certain probability. In order to prevent any injury to persons or damages to property resulting from such failure, customers should be careful enough to incorporate safety measures in their design, such as redundancy feature, fire containment feature and fail-safe feature. We do not assume any liability or responsibility for any loss or damage arising from misuse or inappropriate use of the products.
- 7. Anti-radiation design is not implemented in the products described in this document.
- 8. The X-ray exposure can influence functions and characteristics of the products. Confirm the product functions and characteristics in the evaluation stage.
- 9. WLCSP products should be used in light shielded environments. The light exposure can influence functions and characteristics of the products under operation or storage.
- 10. There can be variation in the marking when different AOI (Automated Optical Inspection) equipment is used. In the case of recognizing the marking characteristic with AOI, please contact Ricoh sales or our distributor before attempting to use AOI.
- 11. Please contact Ricoh sales representatives should you have any questions or comments concerning the products or the technical information.



**Ricoh is committed to reducing the environmental loading materials in electrical devices with a view to contributing to the protection of human health and the environment.** Ricoh has been providing RoHS compliant products since April 1, 2006 and Halogen-free products since April 1, 2012.

# **RICOH** RICOH ELECTRONIC DEVICES CO., LTD.

Official website https://www.e-devices.ricoh.co.jp/en/ Contact us https://www.e-devices.ricoh.co.jp/en/support/

