

NIKO-SEM

**Dual P-Channel Logic Level
Enhancement Mode Field Effect Transistor**

PZ567JZ

SOT-363

Halogen-Free & Lead-Free

PRODUCT SUMMARY



$V_{(BR)DSS}$	$R_{DS(on)}$	I_D
-20V	520m Ω	-0.53A

**Features**

- Pb-Free, Halogen Free and RoHS compliant.
- Low $R_{DS(on)}$ to Minimize Conduction Losses.
- Ohmic Region Good $R_{DS(on)}$ Ratio.
- Optimized Gate Charge to Minimize Switching Losses.
- ESD Protection – HBM Class : 1C.

Applications

- Protection Circuits Applications.
- Logic/Load Switch Circuits Applications.
- Space Limit & Smart Devices Applications.

**ABSOLUTE MAXIMUM RATINGS ($T_A = 25^\circ\text{C}$ Unless Otherwise Noted)**

PARAMETERS/TEST CONDITIONS	SYMBOL	LIMITS		UNITS
Gate-Source Voltage	V_{GS}	± 12		V
Continuous Drain Current ¹	I_D	-0.53		A
		-0.42		
Pulsed Drain Current ²	I_{DM}	-1		A
Power Dissipation	P_D	0.25		W
		0.16		
Operating Junction & Storage Temperature Range	T_j, T_{stg}	-55 to 150		°C

THERMAL RESISTANCE RATINGS

THERMAL RESISTANCE	SYMBOL	TYPICAL	MAXIMUM	UNITS
Junction-to-Ambient	$R_{\theta JA}$		500	°C / W

¹Limited by maximum junction temperature.²Limited by package.**ELECTRICAL CHARACTERISTICS ($T_J = 25^\circ\text{C}$, Unless Otherwise Noted)**

PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNIT
			MIN	TYP	MAX	
STATIC						
Drain-Source Breakdown Voltage	$V_{(BR)DSS}$	$V_{GS} = 0V, I_D = -250\mu\text{A}$	-20			V
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}, I_D = -250\mu\text{A}$	-0.4	-0.96	-1.2	

NIKO-SEM
**Dual P-Channel Logic Level
Enhancement Mode Field Effect Transistor**
PZ567JZ

SOT-363

Halogen-Free & Lead-Free

Gate-Body Leakage	I_{GSS}	$V_{DS} = 0V, V_{GS} = \pm 10V$			± 30	μA
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = -16V, V_{GS} = 0V$			-1	μA
		$V_{DS} = -10V, V_{GS} = 0V, T_J = 125^\circ C$			-10	
Drain-Source On-State Resistance ¹	$R_{DS(ON)}$	$V_{GS} = -4.5V, I_D = -450mA$		477	520	$m\Omega$
		$V_{GS} = -2.5V, I_D = -100mA$		700	800	
		$V_{GS} = -1.8V, I_D = -100mA$		1200	3500	
Forward Transconductance ¹	g_{fs}	$V_{DS} = -5V, I_D = -100mA$		1.6		S

DYNAMIC						
Input Capacitance	C_{iss}	$V_{GS} = 0V, V_{DS} = -10V, f = 1MHz$		48		pF
Output Capacitance	C_{oss}			18		
Reverse Transfer Capacitance	C_{rss}			10		
Total Gate Charge ²	Q_g	$V_{GS} = -4.5V, V_{DS} = -20V, I_D = -1A$		1.1		nC
Gate-Source Charge ²	Q_{gs}			0.2		
Gate-Drain Charge ²	Q_{gd}			0.3		
Turn-On Delay Time ²	$t_{d(on)}$	$V_{DD} = -10V, I_D \geq -450mA, V_{GS} = -4.5V, R_{GEN} = 5.1\Omega$		17		nS
Rise Time ²	t_r			30		
Turn-Off Delay Time ²	$t_{d(off)}$			76		
Fall Time ²	t_f			46		
SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS ($T_J = 25^\circ C$)						
Continuous Current	I_S				-0.2	A
Forward Voltage ¹	V_{SD}	$I_F = -450mA, V_{GS} = 0V$			-1.2	V
Reverse Recovery Time	t_{rr}	$I_F = -1A, dI/dt = 100 A/\mu s$		46		nS
Reverse Recovery Charge	Q_{rr}			28		nC


¹Pulse test : Pulse Width $\leq 300 \mu sec$, Duty Cycle $\leq 2\%$.²Independent of operating temperature.

NIKO-SEM


**Dual P-Channel Logic Level
Enhancement Mode Field Effect Transistor**

PZ567JZ
SOT-363
Halogen-Free & Lead-Free


Output Characteristics




Transfer Characteristics




On-Resistance VS Gate-To-Source




Capacitance Characteristic







Source-Drain Diode Forward Voltage



On-Resistance VS Drain Current



NIKO-SEM**Dual P-Channel Logic Level
Enhancement Mode Field Effect Transistor****PZ567JZ
SOT-363
Halogen-Free & Lead-Free****On-Resistance VS Temperature****Gate charge Characteristics****Safe Operating Area****Single Pulse Maximum Power Dissipation****Transient Thermal Response Curve**